Sun, San Jose
Chih-Tang Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20120324216 | TUNNEL INTERFACE FOR SECURING TRAFFIC OVER A NETWORK - Methods and systems for a flexible, scalable hardware and software platform that allows a managed security service provider to easily provide security services to multiple customers is provided. According to one embodiment, a request to establish an IP connection between two locations of a subscriber is received at a service management system (SMS) of the service provider. A tunnel is established between service processing switches coupled in communication through a public network. First and second packet routing nodes within the service processing switches are associated with the first and second locations, respectively. An encryption configuration decision is bound with a routing configuration of the packet routing nodes, by, when the request is to establish a secure IP connection, configuring, the packet routing nodes to cause all packets transmitted to the other location to be encrypted and to cause all packets received from the other location to be decrypted. | 12-20-2012 |
Chih-Tiang Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20150019859 | TUNNEL INTERFACE FOR SECURING TRAFFIC OVER A NETWORK - Methods and systems for a flexible, scalable hardware and software platform that allows a managed security service provider to easily provide security services to multiple customers are provided. According to one embodiment, a method is provided for delivering customized network services to subscribers of a service provider. Multiple virtual routers (VRs) are provided within each of multiple service processing switches of a service provider. Each VR is supported by an object group and each object of the object group supports a network service. One or more VRs are assigned to a subscriber of multiple subscribers of the service provider. Customized network services are provided to the subscriber by the one or more VRs assigned to the subscriber. | 01-15-2015 |
20150095636 | TUNNEL INTERFACE FOR SECURING TRAFFIC OVER A NETWORK - Methods and systems for a flexible, scalable hardware and software platform that allows a managed security service provider to easily provide security services to multiple customers are provided. According to one embodiment, a method is provided for delivering customized network services to subscribers of the service provider. A request is received, at a service management system (SMS) of the service provider, to establish an Internet Protocol (IP) connection between a first and second location of a first subscriber of the managed security service provider. Responsive to the request, the SMS causes a tunnel to be established between a first virtual router (VR) and a second VR running on a first and second service processing switch, respectively, of the service provider which are coupled in communication via a public network and associated with the first location and the second location, respectively. | 04-02-2015 |
Chung-Yuan Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080238477 | TILEABLE FIELD-PROGRAMMABLE GATE ARRAY ARCHITECTURE - An apparatus includes an FPGA, which includes a first FPGA tile including a plurality of FGs, a first, second, and third set of routing conductors, and a plurality of IGs. The FGs are arranged in rows and columns with each FG being configured to receive tertiary and regular input signals, perform a logic operation, and generate regular output signals. The third set of routing conductors is coupled to the first set of output ports of the FGs and configured to receive signals, route signals within the FPGA tile, and provide input signals to the third set of input ports of the FGs. The IGs surround the FGs such that one IG is positioned at each end of each row and column. Each IG is coupled to the third set of routing conductors and configured to transfer signals from the third set of routing conductors to outside the first FPGA tile. | 10-02-2008 |
Cindy Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20140369141 | Screening for Reference Cells in a Memory - Selecting an array from among a plurality of arrays in a memory as a reference array. An exemplary method includes evaluating memory cells within the reference array to select a first reference cell associated with a first operation of the memory, and repeating the evaluating and the selecting to select a second reference cell from within the reference array, the second reference cell being associated with a second operation of the memory. | 12-18-2014 |
20150103601 | MULTI-PASS SOFT PROGRAMMING - Disclosed herein are system, method and computer program product embodiments for utilizing soft programming a nonvolatile memory. An embodiment operates by sequentially applying a single soft programming voltage pulse to all memory cells along each word line in the nonvolatile memory that fail soft programming verification in a first phase. This sequential application of the single soft programming voltage pulse in the first phase may repeat a predetermined number of times or until a threshold is met. Once the predetermined number of times completes, or the threshold is met, soft programming proceeds to a second phase where soft programming remains with each word line until all memory cells along the word line passes soft programming verification. | 04-16-2015 |
Dewei Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20140172809 | HADOOP ACCESS VIA HADOOP INTERFACE SERVICES BASED ON FUNCTION CONVERSION - The present description refers to a computer implemented method, computer program product, and computer system for receiving a resource request at an in-memory database platform that includes an application server and an in-memory database, generating a Hadoop connection function call based on the resource request, forwarding the Hadoop connection function call to a function call conversion service, identifying which of a plurality of Hadoop interface services correspond to the Hadoop connection function call, generating a Hadoop interface service function call corresponding to the Hadoop connection function call based one or more parameters included in the Hadoop connection function call, and forwarding the Hadoop interface service function call to the identified Hadoop interface service to initiate processing by a Hadoop cluster. | 06-19-2014 |
Fei Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20140189231 | Audio Digital Signal Processor - A microprocessor includes a memory interface to obtain data envelopes of a first length, and control logic to implement an instruction to load an initial data envelope of a stream of data values into a buffer, each data value having a second length shorter than the first length, the stream of data values being disposed across successive data envelopes at the memory interface. Another instruction merges current contents of the buffer and the memory interface such that each invocation loads one of the data values into a first register, and moves at least a remainder of the current contents of the memory interface into the buffer for use in a successive invocation. Another instruction loads a reversed representation of a set of data values obtained via the memory interface into a second register. Another instruction implements an FIR computation including a SIMD operation involving multiple data values of the stream and the reversed representation. | 07-03-2014 |
Haoqing Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090292848 | Method and Apparatus for an Electric Meter - An improved meter and its operation is described. The meter can be a part of a larger automated meter reading process that allows for remote reading of the meter though power line communication. Using a microcomputer core, the meter processes incoming analog data and can calculate several relevant data values need by utility providers. The meter can also be used to monitor and detect tampering dry connect/voltage free devices, such as gas and water meters, connected to the meter. | 11-26-2009 |
Hui Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100154017 | APPARATUS AND METHODS FOR MOVING CABLE MODEMS BETWEEN UPSTREAM CHANNELS - Disclosed are apparatus and methods for managing upstream channels on a per cable modem basis. In certain embodiments, one or more thresholds are defined for each of a plurality of upstream logical channels of a headend system for receiving data from a plurality of cable modems (or other types of access nodes). Each defined threshold corresponds to a measurable parameter of the corresponding upstream logical channel. One or more metrics are collected for each cable modem of each upstream logical channel. It is determined whether to downgrade a selected cable modem to a selected one of the logical channels that has a lower performance level than the selected cable modem's current logical channel. Such downgrade determination is based on whether the selected cable modem's collected one or more metrics have failed a condition of the one or more defined thresholds and whether a percentage of a total of the cable modems of such current logical channel that have failed a condition for the one or more defined thresholds is less than a predefined percentage level. The selected cable modem is then caused to move from the current logical channel to the selected logical channel when the percentage of the total cable modems that have failed is below a predefined level if such selected logical channel is available. Otherwise, the current logical channel's modulation profile may be altered when the percentage of the total cable modems that have failed is above (or equal to) the predefined level. | 06-17-2010 |
Jane Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20150240130 | FIXED ARRAY ACFs WITH MULTI-TIER PARTIALLY EMBEDDED PARTICLE MORPHOLOGY AND THEIR MANUFACTURING PROCESSES - An ACF comprising a substrate, a layer of an adhesive on the surface of the substrate, the adhesive optionally having conductive particles dispersed therein, at least one tier of conductive particles arranged in a non-random array, the tier being formed by transfer of conductive particles from a carrier belt having a stitching line to the surface of the adhesive layer wherein the portion of the tier corresponding to the stitching line is free of conductive particles, and the adhesive layer being overcoated with a second tier of conductive particles arranged in a non-random array at least in the area of the first tier corresponding to the stitching line. The tiers may be at the same or different depths within the adhesive layer. More than two tiers of conductive particles may be present in the ACF. | 08-27-2015 |
Jiandong Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080287854 | Emergency-Disengagement Device for Patients Undergoing Hemodialysis - An Emergency-Disengagement Device (EDD) comprises three holders ( | 11-20-2008 |
20090007408 | Apparatus to Assist with Disconnecting Dialysate Tubing - This invention relates to an apparatus to be attached to the wall port for dialysate tubing to assist hemodialysis medical staff with disconnecting the dialysate tubing wand from its wall port. The apparatus uses the lever mechanism to minimize the force applied in this procedure and changes the forceful pulling motion to an effortless squeezing of the hand. The apparatus ( | 01-08-2009 |
Jingru Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20140251799 | Film Deposition Apparatus with Low Plasma Damage and Low Processing Temperature - A deposition system includes a magnetron sputter deposition source that includes a backing frame that includes a window and a closed loop around the window. The backing frame includes inside surfaces towards the window, one or more sputtering targets mounted on inside surfaces of the backing frame, and one or more magnets mounted on outside surfaces of the backing frame. The one or more sputtering targets include sputtering surfaces that define internal walls of the window. The one or more magnets can produce a magnetic field near the one or more sputtering surfaces. A substrate includes a deposition surface oriented towards the window in the backing frame. The deposition surface receives sputtering material(s) from the one or more sputtering targets. | 09-11-2014 |
20150211106 | APPARATUS FOR DEPOSITING THIN FILMS OF ORGANIC MATERIALS - A flash deposition apparatus includes a liquid delivery system configured to produce fine liquid droplets of an organic material, a heater configured to vaporize the fine liquid droplets to produce a vapor material to be directed to a substrate on which the organic material is deposited; and a radiation shield configured to shield the heater from the liquid delivery system. | 07-30-2015 |
Jin Yaw Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20140204419 | METHOD AND SYSTEM FOR FORMATTING MESSAGES INTO STYLIZED MESSAGES FOR PRINT OUT - Methods for formatting messages into stylized templates for delivery to a printer. The templates include a variety of different formats to accommodate the various elements of the message. The available templates can include themed templates, calendars, to-do lists, address books, stationary, and the like. The system and methods format the message by parsing the elements of the message into component parts and fitting them within a template. | 07-24-2014 |
Lei Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20120071359 | PURIFIED EXTENDED POLYMERASE/TEMPLATE COMPLEX FOR SEQUENCING - Methods, Compositions, and Systems are provided for obtaining polymerase-template complex mixtures with improved levels of active polymerase. In some aspects, methods are described in which a polymerase-template complex is exposed to reaction conditions in which a complementary strand to the template is produced. The extended reaction mixture is purified, for example by gel filtration chromatography to produce a mixture of polymerase-template complex having a higher active fraction. This purified mixture can be used for further analyses including single molecule sequencing. | 03-22-2012 |
20130109577 | REAL-TIME REDOX SEQUENCING | 05-02-2013 |
20140017674 | Methods and Compositions for Performing Analytical Operations - Methods for performing analytical reactions and compositions for use in such methods, where the methods have reduced signal levels deriving from non-specific adsorption of detected reagents to other components of the analytical method, e.g., other reagents, solid phase components, vessels, etc. | 01-16-2014 |
20150125854 | METHODS AND COMPOSITIONS FOR PERFORMING ANALYTICAL OPERATIONS - Methods for performing analytical reactions and compositions for use in such methods, where the methods have reduced signal levels deriving from non-specific adsorption of detected reagents to other components of the analytical method, e.g., other reagents, solid phase components, vessels, etc. | 05-07-2015 |
20150141266 | SINGLE MOLECULE LOADING METHODS AND COMPOSITIONS - Methods, compositions and arrays for non-random loading of single analyte molecules into array structures are provided. For example, methods are presented for providing a surface comprising the plurality of array regions by exposing the surface to a solution comprising polymerase enzymes where each polymerase enzyme is bound to a binding structure having several functional moieties. The functional moieties of the binding structure react with the binding elements on the array regions such that the functional moieties on the binding structure react with other available binding sites in an array region, preventing other polymerase-binding structures from loading, and resulting in a single polymerase molecule bound to each of these regions. | 05-21-2015 |
Lin Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20150066497 | Cloud Based Adaptive Learning for Distributed Sensors - A low power sound recognition sensor is configured to receive an analog signal that may contain a signature sound. Sound parameter information is extracted from the analog signal and compared to a sound parameter reference stored locally with the sound recognition sensor to detect when the signature sound is received in the analog signal. A trigger signal is generated when a signature sound is detected. A portion of the extracted sound parameter information is sent to a remote training location for adaptive training when a signature sound detection error occurs. An updated sound parameter reference from the remote training location is received in response to the adaptive training. | 03-05-2015 |
Lizhong Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100052706 | CONSISTANT AND QUANTITATIVE METHOD FOR TCO DELAMINATION EVALUATION - A method and apparatus for manufacturing photovoltaic cells is provided. In one embodiment, a method for evaluating transparent conductive oxide (TCO) delamination from a substrate is provided. The method comprises providing a glass substrate with a TCO film laminated on a first surface of the glass substrate, depositing a metal layer on a second surface of the glass substrate opposite the first surface, heating the substrate while applying a bias to the substrate, cooling the substrate in a humidity controlled environment for a fixed time period, dividing the TCO film into a plurality of electrically insulated channels using a laser scribing process, and measuring a resistance of each of the plurality of electrically insulated channels. | 03-04-2010 |
20130280581 | PINHOLE-FREE SOLID STATE ELECTROLYTES WITH HIGH IONIC CONDUCTIVITY - The present invention relates to vacuum-deposited solid state electrolyte layers with high ionic conductivity in electrochemical devices, and methods and tools for fabricating said electrolyte layers. An electrochemical device may comprise solid state electrolytes with incorporated thin layers and/or particles of transition metal oxides, silicon, silicon oxide, or other suitable materials that will induce an increase in ionic conductivity of the electrolyte stack (for example, materials with which lithium is able to intercalate), or mixtures thereof. An improvement in ionic conductivity of the solid state electrolyte is expected which is proportional to the number of incorporated layers or a function of the distribution uniformity and density of the particles within the electrolyte. Embodiments of the present invention are applicable to solid state electrolytes in a broad range of electrochemical devices including thin film batteries, electrochromic devices and ultracapacitors. The solid state electrolyte layers may be nominally | 10-24-2013 |
20150079481 | SOLID STATE ELECTROLYTE AND BARRIER ON LITHIUM METAL AND ITS METHODS - A method of fabricating an electrochemical device comprising a lithium metal electrode, may comprise: providing a substrate with a lithium metal electrode on the surface thereof; depositing a first layer of dielectric material on the lithium metal electrode, the depositing the first layer being sputtering Li | 03-19-2015 |
Mel Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20140032566 | SYSTEMS AND METHODS TO BUILD AND UTILIZE A SEARCH INFRASTRUCTURE - Methods and systems to build and utilize a search infrastructure are described. The system generates index information components in real-time based on a database that is time-stamped. The system updates index information at a plurality of query node servers based on the index information components. A query engine receives a search query from a client machine and identifies search results based on the query and the index information. The system communicates the search results, over the network, to the client machine. | 01-30-2014 |
Michael I-Shan Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20130249032 | ENHANCED LIFT-OFF TECHNIQUES FOR USE WITH DIELECTRIC OPTICAL COATINGS AND LIGHT SENSORS PRODUCED THEREFROM - Light sensors including dielectric optical coatings to shape their spectral responses, and methods for fabricating such light sensors in a manner that accelerates lift-off processes and increases process margins, are described herein. In certain embodiments, a short duration soft bake is performed. Alternatively, or additionally, temperature cycling is performed. Alternatively, or additionally, photolithography is performed using a photomask that includes one or more dummy corners, dummy islands and/or dummy rings. Each of the aforementioned embodiments form and/or increase a number of micro-cracks in the dielectric optical coating not covering the photodetector sensor region, thereby enabling an accelerated lift-off process and an increased process margin. Alternatively, or additionally, a portion of the photomask can include chamfered corners so that the dielectric optical coating includes chamfered corners, which improves the thermal reliability of the dielectric optical coating. | 09-26-2013 |
20130252369 | ENHANCED LIFT-OFF TECHNIQUES FOR USE WHEN FABRICATING LIGHT SENSORS INCLUDING DIELECTRIC OPTICAL COATING FILTERS - Light sensors including dielectric optical coatings to shape their spectral responses, and methods for fabricating such light sensors in a manner that accelerates lift-off processes and increases process margins, are described herein. In certain embodiments, a short duration soft bake is performed. Alternatively, or additionally, temperature cycling is performed. Alternatively, or additionally, photolithography is performed using a photomask that includes one or more dummy corners, dummy islands and/or dummy rings. Each of the aforementioned embodiments form and/or increase a number of micro-cracks in the dielectric optical coating not covering the photodetector sensor region, thereby enabling an accelerated lift-off process and an increased process margin. Alternatively, or additionally, a portion of the photomask can include chamfered corners so that the dielectric optical coating includes chamfered corners, which improves the thermal reliability of the dielectric optical coating. | 09-26-2013 |
20140001588 | OPTICAL SENSORS DEVICES INCLUDING A HYBRID OF WAFER-LEVEL INORGANIC DIELECTRIC AND ORGANIC COLOR FILTERS | 01-02-2014 |
20150102444 | LIGHT SENSORS HAVING DIELECTRIC OPTICAL COATING FILTERS - Light sensors including dielectric optical coatings to shape their spectral responses, and methods for fabricating such light sensors in a manner that accelerates lift-off processes and increases process margins, are described herein. In an embodiment, a light sensor includes a photodetector sensor region formed in a semiconductor substrate, a dielectric optical coating filter covering the photodetector sensor region, and dummy dielectric optical coating features beyond the photodetector sensor region, wherein the dummy dielectric optical features include one or more dummy corners, dummy islands and/or dummy rings. Alternatively, or additionally, the dielectric optical coating filter includes chamfered corners, which improves the thermal reliability of the dielectric optical coating. | 04-16-2015 |
20150194544 | LIGHT SENSORS HAVING DIELECTRIC OPTICAL COATING FILTERS - A light sensor includes a photodetector sensor region formed in a semiconductor substrate. To shape the spectral response of the light sensor, a dielectric optical coating filter covers the photodetector sensor region and a circumferential region of the substrate that surrounds the photodetector sensor region. In accordance with specific embodiments, the dielectric optical coating filter has chamfered corners to improve the thermal reliability of the dielectric optical coating covering the photodetector sensor region. Methods for making such a light sensor are also disclosed. | 07-09-2015 |
Ming Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20130158901 | Method and System for Detecting Unbalance in Power Grids - A method for detecting unbalance in a 3-phase voltage signal includes sampling the signal over an observation widow to determine a set of observations, and detecting the unbalance of the signal based on a probability density function (pdf) of the set of observations. | 06-20-2013 |
Pu Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080269443 | Methods of oligomerizing olefins - The present invention provides a method of producing oligomers of olefins, comprising reacting olefins with a catalyst under oligomerization conditions. The catalyst can be the product of the combination of a chromium compound and a heteroaryl-amine compound. In particular embodiments, the catalyst compound can be used to trimerize or tetramerize ethylene to 1-hexene, 1-octene, or mixtures of 1-hexene and 1-octene. | 10-30-2008 |
20080293899 | Methods For Oligomerizing Olefins - The present invention provides a method of producing oligomers of olefins, comprising reacting olefins with a catalyst under oligomerization conditions. The catalyst can be the product of the combination of a chromium compound and a pyridyl amine or a heteroaryl-amine compound. In particular embodiments, the catalyst compound can be used to trimerize or tetramerize ethylene to 1-hexene, 1-octene, or mixtures of 1-hexene and 1-octene. | 11-27-2008 |
20090131619 | METHODS OF USING HETEROCYCLE-AMINE LIGANDS, COMPOSITIONS, COMPLEXES, AND CATALYSTS - Ligands, compositions, and metal-ligand complexes that incorporate heterocycle-amine compounds are disclosed that are useful in the catalysis of transformations suchas the polymerization of monomers into polymers. The catalyst have high performance characteristics, including higher comonomer incorporation into ethylene/olefin copolymers, where such olefins are for example, 1-octene, propylene or styrene. The catalysts also polymerize propylene to form isotactic polypropylene. | 05-21-2009 |
20090143222 | METHODS OF USING HETEROCYCLE-AMINE LIGANDS, COMPOSITIONS, COMPLEXES, AND CATALYSTS - Ligands, compositions, and metal-ligand complexes that incorporate heterocycle-amine compounds are disclosed that are useful in the catalysis of transformations such as the polymerization of monomers into polymers. The catalyst have high performance characteristics, including higher comonomer incorporation into ethylene/olefin copolymers, where such olefins are for example, 1-octene, propylene or styrene. The catalysts also polymerize propylene to form isotactic polypropylene. | 06-04-2009 |
20090286944 | SELECT PHENOL-HETEROCYCLE LIGANDS, METAL COMPLEXES FORMED THEREFROM, AND THEIR USES AS CATALYSTS - Select phenol-heterocycle ligands, metal-ligand compositions or complexes formed therefrom, and their use as catalysts in polymerization reactions and other transformations are disclosed herein. The catalysts have high performance characteristics, including the ability to catalyze reactions at high temperatures. The catalysts are particularly well-suited for the polymerization of olefins, including the polymerization of styrene to form polystyrene. | 11-19-2009 |
20100048841 | PHENOL-HETEROCYCLIC LIGANDS, METAL COMPLEXES, AND THEIR USES AS CATALYSTS - Ligands, compositions, and metal-ligand complexes that incorporate phenol-heterocyclic compounds are disclosed that are useful in the catalysis of transformations such as the polymerization of monomers into polymers. The catalysts have high performance characteristics, including high comonomer incorporation into ethylene/olefin copolymers, where such olefins are for example, 1-octene, propylene or styrene. The catalysts particularly polymerize styrene to form polystyrene. | 02-25-2010 |
Qian Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20130185170 | GIFT RECOMMENDATION METHOD AND SYSTEM - Embodiments for recommending gifts to users for their gift recipients over a network are described. The gift recommendation system may retrieve gender and age information of a gift recipient, for example, via a graphical user interface, and then may automatically present to the user a list of predetermined number of gift categories selected based on the gender and age information of the gift recipient. Once a gift category is selected from the presented list of predetermined amount of gift categories, the gift recommendation system may automatically present to the user a list of gift items belonging to the respective selected gift categories. | 07-18-2013 |
Qinfang Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20140056276 | TIME-FREQUENCY SCHEDULING TO IMPROVE MULTI-RADIO COEXISTENCE - A user equipment (UE) uses information regarding dynamic resource allocation in a mobile wireless service (MWS) radio access technology (RAT) to improve MWS and wireless connectivity network (WCN) RAT coexistence. The UE may receive an indication of time and frequency resources of future activity of the MWS RAT. The UE may schedule communications of the WCN RAT based at least in part on the indication of the time and frequency resources of the future activity. | 02-27-2014 |
Qun Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110317048 | IMAGE SENSOR WITH DUAL LAYER PHOTODIODE STRUCTURE - An image system with a dual layer photodiode structure is provided for processing color images. In particular, the image system can include an image sensor that can include photodiodes with a dual layer photodiode structure. In some embodiments, the dual layer photodiode can include a first layer of photodiodes (e.g., a bottom layer), an insulation layer disposed on the first layer of photodiodes, and a second layer of photodiodes (e.g., a top layer) disposed on the insulation layer. The first layer of photodiodes can include one or more suitable pixels (e.g., green, blue, clear, luminance, and/or infrared pixels). Likewise, the second layer of photodiodes can include one or more suitable pixels (e.g., green, red, clear, luminance, and/or infrared pixels). An image sensor incorporating dual layer photodiodes can gain light sensitivity with additional clear pixels and maintain luminance information with green pixels. | 12-29-2011 |
20120025080 | COLOR CORRECTION CIRCUITRY AND METHODS FOR DUAL-BAND IMAGING SYSTEMS - An imaging system may include a dual-band image sensor that captures visible and near-infrared light and image processing circuitry that performs color corrections on images captured by the dual-band image sensor. The image processing circuitry may analyze each captured image in two different color spaces to determine what type of light source lit each image. The image processing circuitry may determine whether an image was lit by a light source having a relatively high proportion of near-infrared emissions such as an incandescent light, a light source having a relatively low proportion of near-infrared emissions such as a fluorescent light, or a light source having an intermediate proportion of near-infrared emissions such as sunlight or other blackbody radiator. After determining what type of light source lit an image, the image processing circuitry may adjust color balances in that image using a color correction matrix associated with that type of light source. | 02-02-2012 |
20120189293 | IMAGING DEVICES HAVING ARRAYS OF IMAGE SENSORS AND LENSES WITH MULTIPLE APERTURE SIZES - An array camera may be formed from an array of lenses, an array of corresponding apertures, and an array of corresponding image sensors. The array of apertures may be configured so that some image sensors receive light through apertures of different size than other image sensors. Providing apertures of smaller size increases the F/# of an array camera and increases the depth-of-field in a captured image. The array of image sensors may include a near-infrared image sensor. Providing an image sensor array with a near-infrared image sensor may enhance depth information in captured images or increase night vision capabilities of an array camera. Combining an array of image sensors that includes a near-infrared sensor with an array of apertures having different aperture diameters may allow increased depth-of-field imaging, enhanced extraction of depth information from an image, improved night vision, enhanced image clarity or other improvements. | 07-26-2012 |
20130033585 | SYSTEMS AND METHODS FOR COLOR COMPENSATION IN MULTI-VIEW VIDEO - An apparatus and a method for color compensation in multi-view video is provided. Video sequences corresponding to a common scene of interest are captured and processed using the master and slave channels respectively. A compensation gain is calculated based on a set of global color ratio statistics obtained from the master and slave channels. The compensation gain is applied to the slave channel. An initial master color correction matrix is combined with a master color matching matrix to obtain a final master color correction matrix. The initial slave color correction matrix is combined with a slave color matching matrix to obtain a final slave color correction matrix. The master and gain-compensated slave channels are color-compensated by applying the final master and final slave color correction matrices to the master and gain-compensated slave channels, respectively. | 02-07-2013 |
20130201363 | SYSTEMS FOR CONSTANT HUE AND ADAPTIVE COLOR CORRECTION IMAGE PROCESSING - An electronic device may have a camera module. The camera module may capture images. The electronic device may include image processing circuitry that color corrects the images. The image processing circuitry may desaturate the images globally and/or spatially based on global and/or spatial noise levels of the image. The image processing circuitry may desaturate the images substantially without changing the hue of the images. The image processing circuitry may generate a color correction matrix with constant hue in real time and may color correct images in real time as the images are captured by the camera module. | 08-08-2013 |
Shangzhi Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20120176155 | RESCALING - A novel method for designing an integrated circuit (“IC”) by resealing an original set of circuits in a design of the IC is disclosed. The original set of circuits to be resealed includes sequential nodes, combinational nodes, and interconnects. Each sequential node is associated with a phase of a clock. The method generates a resealed set of circuits that includes multiple replica sets of the circuits. Each replica set of circuits includes sequential nodes, combinational nodes, and interconnects that are identical to nodes and interconnects in the original set of circuits. Each sequential node is associated with a phase of a clock that is at a fraction of the phase of its corresponding sequential element in the original set. The method connects nodes in each replica set of circuits to a logically equivalent node in another replica set. The method replaces the original set of circuits with the resealed set of circuits. | 07-12-2012 |
20130097575 | Rescaling - A novel method for designing an integrated circuit (“IC”) by rescaling an original set of circuits in a design of the IC is disclosed. The original set of circuits to be rescaled includes sequential nodes, combinational nodes, and interconnects. Each sequential node is associated with a phase of a clock. The method generates a rescaled set of circuits that includes multiple replica sets of the circuits. Each replica set of circuits includes sequential nodes, combinational nodes, and interconnects that are identical to nodes and interconnects in the original set of circuits. Each sequential node is associated with a phase of a clock that is at a fraction of the phase of its corresponding sequential element in the original set. The method connects nodes in each replica set of circuits to a logically equivalent node in another replica set. The method replaces the original set of circuits with the rescaled set of circuits. | 04-18-2013 |
20140210512 | Rescaling - A novel method for designing an integrated circuit (“IC”) by rescaling an original set of circuits in a design of the IC is disclosed. The original set of circuits to be rescaled includes sequential nodes, combinational nodes, and interconnects. Each sequential node is associated with a phase of a clock. The method generates a rescaled set of circuits that includes multiple replica sets of the circuits. Each replica set of circuits includes sequential nodes, combinational nodes, and interconnects that are identical to nodes and interconnects in the original set of circuits. Each sequential node is associated with a phase of a clock that is at a fraction of the phase of its corresponding sequential element in the original set. The method connects nodes in each replica set of circuits to a logically equivalent node in another replica set. The method replaces the original set of circuits with the rescaled set of circuits. | 07-31-2014 |
Shih-Yao Christine Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20150061726 | NEGATIVE BIAS THERMAL INSTABILITY STRESS TESTING OF TRANSISTORS - A circuit is powered through a P-type transistor whose thermal instability behavior is to be evaluated. The threshold of the P-type transistor under evaluation and consequently the saturation current of the transistor are reflected in the frequency of the circuit, which in one embodiment is a ring oscillator. Additional circuitry is connected to the P-type transistor and the ring oscillator to ensure the proper stress conditions for the transistor and consequently to the evaluation of the P-type transistor. | 03-05-2015 |
20150063009 | DYNAMIC STATIC RANDOM ACCESS MEMORY (SRAM) ARRAY CHARACTERIZATION - A sensor circuit is used to provide bit-cell read strength distribution of an SRAM array. A current-mirror circuit mirroring the bit-line current of an SRAM array is used to power the sensor circuit. A reference current representing nominal bit-cell read current is used as a reference. The current-mirror circuit senses the bit-line current. The current-mirror and the ring oscillator are not part of the bit-line read path. | 03-05-2015 |
20150063010 | NEGATIVE BIAS THERMAL INSTABILITY STRESS TESTING FOR STATIC RANDOM ACCESS MEMORY (SRAM) - In one embodiment, one portion of an SRAM array is stressed by first writing a “1” in every bit of the array, followed by an evaluation of the relevant parameters of the array using a ring oscillator driven by a mirrored bit-line current, the ring oscillator not in line of the bit-line of the SRAM. The other portion of the array is then stressed after writing a “0” in every bit of the array. The evaluation procedure is then repeated. | 03-05-2015 |
Shishuang Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080288898 | PREDICTION OF DYNAMIC CURRENT WAVEFORM AND SPECTRUM IN A SEMICONDUCTOR DEVICE - A method for determining a current spectrum for a circuit design is provided. The method includes determining timing characteristics and power consumption characteristics for the circuit design. From the timing characteristics and the power consumption characteristics a time domain current waveform is constructed. The time domain current waveform is then converted to a frequency domain current waveform. With the frequency domain waveform, one skilled in the art can then identify a location and an amount of decoupling capacitors for a printed circuit board housing the circuit design based on the frequency domain current waveform. A computing system configured to perform the method is also provided. | 11-20-2008 |
Shiyu Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100062603 | SEMICONDUCTOR DEVICES SUITABLE FOR NARROW PITCH APPLICATIONS AND METHODS OF FABRICATION THEREOF - Semiconductor devices suitable for narrow pitch applications and methods of fabrication thereof are described herein. In some embodiments, a semiconductor device may include a floating gate having a first width proximate a base of the floating gate that is greater than a second width proximate a top of the floating gate. In some embodiments, a method of shaping a material layer may include (a) oxidizing a surface of a material layer to form an oxide layer at an initial rate; (b) terminating formation of the oxide layer when the oxidation rate is about 90% or below of the initial rate; (c) removing at least some of the oxide layer by an etching process; and (d) repeating (a) through (c) until the material layer is formed to a desired shape. In some embodiments, the material layer may be a floating gate of a semiconductor device. | 03-11-2010 |
20110065276 | Apparatus and Methods for Cyclical Oxidation and Etching - Apparatus and methods for the manufacture of semiconductor devices suitable for narrow pitch applications and methods of fabrication thereof are described herein. Disclosed are various single chambers configured to form and/or shape a material layer by oxidizing a surface of a material layer to form an oxide layer; removing at least some of the oxide layer by an etching process; and cyclically repeating the oxidizing and removing processes until the material layer is formed to a desired shape. In some embodiments, the material layer may be a floating gate of a semiconductor device. | 03-17-2011 |
20150102396 | SEMICONDUCTOR DEVICES SUITABLE FOR NARROW PITCH APPLICATIONS AND METHODS OF FABRICATION THEREOF - Semiconductor devices suitable for narrow pitch applications and methods of fabrication thereof are described herein. In some embodiments, a semiconductor device may include a floating gate having a first width proximate a base of the floating gate that is greater than a second width proximate a top of the floating gate. In some embodiments, a method of shaping a material layer may include (a) oxidizing a surface of a material layer to form an oxide layer at an initial rate; (b) terminating formation of the oxide layer when the oxidation rate is about 90% or below of the initial rate; (c) removing at least some of the oxide layer by an etching process; and (d) repeating (a) through (c) until the material layer is formed to a desired shape. In some embodiments, the material layer may be a floating gate of a semiconductor device. | 04-16-2015 |
Song-Moon Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20140196746 | IN SITU CHAMBER CLEAN WITH INERT HYDROGEN HELIUM MIXTURE DURING WAFER PROCESS - Embodiments of the present invention generally relate to a method for cleaning a processing chamber during substrate processing. During a first substrate processing step, a plasma is formed from a gas mixture of argon, helium, and hydrogen in the processing chamber. In a second substrate processing step, an argon plasma is formed in the processing chamber. | 07-17-2014 |
Wenchao Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100333078 | PACKAGING SYSTEM FOR CUSTOMIZING SOFTWARE - In one embodiment, a system for customizing executable software code is provided. The system can include a scan logic configured to scan the executable software code to determine an execution trigger point in the executable software code. A packager logic can be configured to alter the execution trigger point by embedding, into the executable software code, alternative code configured to cause a customized logic to execute at the execution trigger point. | 12-30-2010 |
Xiaotian Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20130083420 | METHOD FOR CREATING BURST MAGNITUDE SERVO PATTERNS WITH UNIPOLAR BITS ON A MAGNETIC MEDIA OF A MAGNETIC DATA RECORDING SYSTEM - A magnetic data storage system having a magnetic disk having burst patterns for providing a position error signal (PES) wherein each magnetic burst pattern is offset from an adjacent burst pattern by ¼ track pitch. All of the magnetic bits of the burst patterns can be unipolar magnetized, and the bits of each burst pattern can be aligned with one another in radial and circumferential direction. The magnetic media can be a bit patterned media wherein the magnetic bits of the burst patterns are magnetically isolated portions separated by non-magnetic spaces or non-magnetic material. | 04-04-2013 |
Xin Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100235690 | BITMAP CLUSTER ANALYSIS OF DEFECTS IN INTEGRATED CIRCUITS - A system and method for defect analysis are disclosed wherein a defect data set is input into the system. A radius value is selected by a user, which is the maximum number of bits that bit failures can be separated from one another to be considered a bit cluster. When a defect data set is received, the system and method start with a fail bit and search for neighboring fail bits. The specified radius is used to qualify the found fail bits to be part of the bit cluster or not. If a minimum count of fail bits is not met, the system and method will stop searching and move to the next fail bit. If a minimum count of fail bits is met, the search continues for the next fail bit until the maximum fail bit count specified by the user is reached. Aggregation is provided such that once bit clusters have been classified, the number of clusters that have the exact match or partial match to each other is counted. The user may set the partial match as a threshold count to establish a match. | 09-16-2010 |
20140032413 | ELECTRONIC PAYMENTS TO NON-INTERNET CONNECTED DEVICES SYSTEMS AND METHODS - There is provided systems and method for an electronic payment to a non-Internet connected device. The methods include transmitting information corresponding to at least one item for sale at a non-Internet connected machine, receiving a purchase request from a user device for the at least one item from the non-Internet connected machine, and communicating, using a hardware processor of a payment provider server, an approval of the purchase request to the user device, wherein the user device is configured to transmit a purchase authorization to the non-Internet connected machine using a wireless connection. | 01-30-2014 |
Yi Sheng Anthony Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100109142 | INTERPOSER FOR SEMICONDUCTOR PACKAGE - An interposer is presented. The interposer includes an interposer base having first and second surfaces. A redistribution layer is disposed on a first surface of the interposer base. The interposer has at least one interposer pad coupled to the redistribution layer. It also includes at least one interposer contact on the second surface. The interposer contact is electrically coupled to the interposer pad via the redistribution layer. The interposer also includes at least one interposer via through the interposer base for coupling the interposer contact to the redistribution layer. The interposer via includes reflowed conductive material of the interposer contact. | 05-06-2010 |
20130056866 | STACKED WAFER-LEVEL PACKAGE DEVICE - Wafer-level package devices are described that include multiple die packaged into a single wafer-level package device. In an implementation, a wafer-level package device includes a semiconductor device having at least one electrical interconnection formed therein. At least one semiconductor package device is positioned over the first surface of the semiconductor device. The semiconductor package device includes one or more micro-solder bumps. The wafer-level package device further includes an encapsulation structure disposed over and supported by the semiconductor device for encapsulating the semiconductor package device(s). When the semiconductor package device is positioned over the semiconductor device, each micro-solder bump is connected to a respective electrical interconnection that is formed in the semiconductor device. | 03-07-2013 |
20130105950 | 3D CHIP PACKAGE WITH SHIELDED STRUCTURES | 05-02-2013 |
20140131859 | SOLDER FATIGUE ARREST FOR WAFER LEVEL PACKAGE - A wafer level package includes a wafer, a lead disposed of the wafer for connecting the wafer to an electrical circuit, and a core disposed of the lead. In some embodiments, the lead disposed of the wafer is a copper pillar, and the core is plated onto the copper pillar. In some embodiments, the core is polymer screen-plated onto the lead. In some embodiments, the core extends between at least approximately thirty-five micrometers (35 μm) and fifty micrometers (50 μm) from the lead. In some embodiments, the core covers between at least approximately one-third (⅓) and one-half (½) of the surface area of the lead. In some embodiments, the core comprises a stud-shape extending from the lead. In some embodiments, the core extends perpendicularly across the lead. In some embodiments, the core extends longitudinally along the lead. Further, a portion of the core can extend perpendicularly from a longitudinal core. | 05-15-2014 |
Yongming Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080267863 | Method of Diagnosing, Monitoring, Staging, Imaging and Treating Colon Cancer - The present invention provides new methods for detecting, diagnosing, monitoring, staging, prognosticating, imaging and treating colon cancer. | 10-30-2008 |
20100167278 | Novel Method of Diagnosing, Monitoring, and Staging Prostate Cancer - The present invention provides a new method for detecting, diagnosing, monitoring, staging and prognosticating prostate cancer. | 07-01-2010 |
20100284910 | Novel Method of Diagnosing, Monitoring, Staging, Imaging and Treating Various Cancers - The present invention provides a new method for detecting, diagnosing, monitoring, staging, prognosticating, imaging and treating selected cancers including gynecologic cancers such as breast, ovarian, uterine and endometrial cancer and lung cancer. | 11-11-2010 |
20120014872 | Novel Method of Diagnosing, Monitoring, Staging, Imaging and Treating Various Cancers - The present invention provides a new method for detecting, diagnosing, monitoring, staging, prognosticating, imaging and treating selected cancers including gynecologic cancers such as breast, ovarian, uterine and endometrial cancer and lung cancer. | 01-19-2012 |
Zhin-Wen Sun, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20130136851 | METHOD OF FORMING ATO WITH HIGH THROUGHPUT AND ELLIPSOMETRY DIAGNOSTIC METHOD FOR THE TCO PROCESS - A method for producing antimony doped tin oxide (ATO) films is discussed wherein the films are deposited by reactive sputtering using a non-poisoned mode and then annealed in an air ambient to fully oxidize the films and improve the resistivity and transmission characteristics, and the non-poisoned mode method could improve the throughput. A method using spectroscopic ellipsometry and an independent measurement of an additional optical or physical property is disclosed which results in a significantly improved prediction of the various optical and physical properties of the film, such that the method made the spectroscopic ellipsometry valuable for monitoring and controlling the process in real time, and valuable for determining the carrier density, mobility and their gradients within the film. | 05-30-2013 |