Piselli
Caroline R. Piselli, Branford, CT US
Patent application number | Description | Published |
---|---|---|
20160055310 | DETERMINATION OF POTENTIALLY PREVENTABLE HEALTHCARE EVENTS - In one embodiment, the invention is directed to a method of processing patient healthcare data, via one or more computers. In some examples, the method comprises receiving, at the one or more computers, patient healthcare data, wherein the patient healthcare data represents a healthcare event and includes one or more healthcare codes. The method may further comprise determining, by the one or more computers and based on the one or more healthcare codes, one or more patient factors associated with the healthcare event. The method may also comprise determining, by the one or more computers and based on the one or more healthcare codes and the one or more patient factors associated with the healthcare event, whether the healthcare event is a potentially preventable healthcare event, wherein the healthcare event comprises one of: an inpatient admission, an emergency room visit, and an outpatient ancillary service. | 02-25-2016 |
John A. Piselli, Ionia, MI US
Patent application number | Description | Published |
---|---|---|
20080277286 | Method and apparatus for racking articles for surface treatment - A process employing a rack having an article carrier that is movably supported on a frame and mechanically coupled for translating movement from a motor to the article carrier to effect movement of an article during processing to provide more uniform surface treatment, reducing or eliminating the need for shielding. | 11-13-2008 |
Marco Piselli, Padova IT
Patent application number | Description | Published |
---|---|---|
20100079122 | System and Method for Adapting Clocking Pulse Widths for DC-to-DC Converters - A system and method for adapting a width of a clocking pulse for clocking a DC-DC converter, wherein the width of the clocking pulse is selected based upon the duty cycle of the DC-DC converter. When the DC-DC converter operates below a predefined threshold duty cycle, a clocking pulse of a first width is selected to allow operation of the converter at a minimum predefined duty cycle with a clocking frequency that minimizes output voltage ripple. The first width corresponds to an on-time of a switching transistor of the DC-DC converter when the converter is operated at the minimum duty cycle. When the DC-DC converter operates above the predefined threshold duty cycle, a clocking pulse of a second width is selected to allow operation of the converter at high duty cycles while simultaneously avoiding missed inductor current pulses and generation of sub-harmonic voltage oscillations. | 04-01-2010 |
20100181975 | Switching Converter and Method to Control a Switching Converter - Preferred embodiments of the present invention are a switching converter, an integrated circuit package, and method for controlling a switching converter. An embodiment of the invention is a switching converter comprising a first compensation network having a first node coupled to an error voltage and a second node coupled to electrical ground and a second compensation network having an input coupled to the error voltage. A frequency domain transfer function of the first compensation network comprises a first zero and a plurality of first poles, and a frequency domain transfer function of the second compensation network comprises a second zero and a second pole. | 07-22-2010 |
20130285631 | Low-Dropout Voltage Regulator - A low-dropout voltage regulator includes a power transistor configured to receive an input voltage and to provide a regulated output voltage at an output voltage node. The power transistor includes a control electrode configured to receive a driver signal. A reference circuit is configured to generate a reference voltage. A feedback network is coupled to the power transistor and is configured to provide a first feedback signal and a second feedback signal. The first feedback signal represents the output voltage and the second feedback signal represents an output voltage gradient. An error amplifier is configured to receive the reference voltage and the first feedback signal representing the output voltage. The error amplifier is configured to generate the driver signal dependent on the reference voltage and the first feedback signal. The error amplifier includes an output stage that is biased with a bias current responsive to the second feedback signal. | 10-31-2013 |
20150022166 | Low-Dropout Voltage Regulator - A low-dropout voltage regulator includes a power transistor configured to receive an input voltage and to provide a regulated output voltage at an output voltage node. The power transistor includes a control electrode configured to receive a driver signal. A reference circuit is configured to generate a reference voltage. A feedback network is coupled to the power transistor and is configured to provide a first feedback signal and a second feedback signal. The first feedback signal represents the output voltage and the second feedback signal represents an output voltage gradient. An error amplifier is configured to receive the reference voltage and the first feedback signal representing the output voltage. The error amplifier is configured to generate the driver signal dependent on the reference voltage and the first feedback signal. The error amplifier includes an output stage that is biased with a bias current responsive to the second feedback signal. | 01-22-2015 |
20150227157 | PRECISION CURRENT SENSING - Example current tracking circuits and systems as well as methods for tracking current are described herein. In one example, a current tracking circuit comprises a current mirror that receives a power supply input and a control signal as inputs, wherein the current mirror has a mirror ratio. The current tracking circuit also comprises a programmability sub-circuit coupled to the current mirror that trims a value of the mirror ratio. In another example, a method comprises performing current mirroring using a current mirror comprising a sense device, wherein a mirror ratio of the current mirror is based on a programmable sub-circuit. The method further comprises maintaining, by a voltage regulation loop, a collector potential of the sense device within a threshold difference level of a collector potential of a power device coupled to the sense device, wherein the sense device mirrors a current flowing in the power device. | 08-13-2015 |
Marco Piselli, Padua IT
Patent application number | Description | Published |
---|---|---|
20130015887 | DRIVE CIRCUIT WITH ADJUSTABLE DEAD TIMEAANM Piselli; MarcoAACI PaduaAACO ITAAGP Piselli; Marco Padua ITAANM Massaro; SimoneAACI VeneziaAACO ITAAGP Massaro; Simone Venezia ITAANM Lenz; MichaelAACI ZornedingAACO DEAAGP Lenz; Michael Zorneding DEAANM Puerschel; MarcoAACI MunichAACO DEAAGP Puerschel; Marco Munich DEAANM Graovac; DusanAACI MunichAACO DEAAGP Graovac; Dusan Munich DE - A drive circuit includes a first input terminal configured to receive a first input signal, a first output terminal configured to provide a first drive signal, a second output terminal configured to provide a second drive signal, and a mode selection terminal configured to have a mode selection element connected thereto. The drive circuit is configured to generate the first and second drive signals dependent on the first input signal such that there is a dead time between a time when one of the first and second drive signals assumes an off-level and a time when the other one of the first and second drive signals assumes an on-level, and evaluate at least one electrical parameter of the mode selection element and is configured to adjust a first signal range of the first drive signal and a second signal range of the second drive signal dependent on the evaluated parameter and to adjust the dead time dependent on the evaluated parameter. | 01-17-2013 |
Moreno Piselli, Milano IT
Patent application number | Description | Published |
---|---|---|
20130017342 | METHOD AND APPARATUS FOR DEPOSITING NANOSTRUCTURED THIN LAYERS WITH CONTROLLED MORPHOLOGY AND NANOSTRUCTUREAANM Riccardi; ClaudiaAACI MilanoAACO ITAAGP Riccardi; Claudia Milano ITAANM Piselli; MorenoAACI MilanoAACO ITAAGP Piselli; Moreno Milano ITAANM Fumagalli; Francesco SirioAACI TianoAACO ITAAGP Fumagalli; Francesco Sirio Tiano ITAANM Di Fonzo; FabioAACI MilanoAACO ITAAGP Di Fonzo; Fabio Milano ITAANM Bottani; Carlo EnricoAACI MilanoAACO ITAAGP Bottani; Carlo Enrico Milano IT - A method for producing, by means of plasma, nanostructured thin layers particularly of the hierarchically organized type, and an apparatus for implementing the method, are described. At least a first chamber ( | 01-17-2013 |
Paolo Mario Piselli, Arlington, MA US
Patent application number | Description | Published |
---|---|---|
20120144227 | AUTOMATIC CORRECTION OF PROGRAM LOGIC - An approach to detection and repair of application level semantic errors in deployed software includes inferring aspects of correct operation of a program. For instance, a suite of examples of operations that are known or assumed to be correct are used to infer correct operation. Further operation of the program can be compared to results found during correct operation and the logic of the program can be augmented to ensure that aspects of further examples of operation of the program are sufficiently similar to the examples in the correct suite. In some examples, the similarity is based on identifying invariants that are satisfied at certain points in the program execution, and augmenting (e.g., “patching”) the logic includes adding tests to confirm that the invariants are satisfied in the new examples. In some examples, the logic invokes an automatic or semi-automatic error handling procedure if the test is not satisfied. Augmenting the logic in this way may prevent malicious parties from exploiting the semantic errors, and may prevent failures in execution of the programs that may have been avoided. | 06-07-2012 |