Ping, US
Andrew T. Ping, Beaverton, OR US
Patent application number | Description | Published |
---|---|---|
20120236449 | ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT FOR COMPOUND SEMICONDUCTOR DEVICES AND CIRCUITS - An apparatus and method is disclosed for providing an electrostatic discharge protection circuit for compound semiconductor devices and circuits. The electrostatic discharge protection circuit comprises a first terminal and a second terminal. The electrostatic discharge protection circuit further comprises a transistor shunt element that is operably coupled between the first terminal and the second terminal; the transistor shunt element is capable of providing a bi-directional discharge path between the first terminal and the second terminal. The electrostatic discharge protection circuit further comprises a shut-off element that is operably coupled with the second terminal; the shut-off element is capable of keeping the transistor shunt element turned-off. | 09-20-2012 |
Chen Ping, West Lafayette, IN US
Patent application number | Description | Published |
---|---|---|
20110184659 | METHODS FOR ASSESSING THE MISCIBILITY OF COMPOSITIONS - The invention relates to methods for analyzing the miscibility of compositions. The methods may further quantify the degree of miscibility of the compositions. | 07-28-2011 |
Eric W. Ping, Broomfield, CO US
Patent application number | Description | Published |
---|---|---|
20140352533 | SEEDED-GEL SYNTHESIS OF HIGH FLUX AND HIGH SELECTIVITY SAPO-34 MEMBRANES FOR CO2/CH4 SEPARATIONS - The invention provides methods for making silicoaluminophosphate-34 (SAPO-34) membranes comprising interlocking SAPO-34 crystals. In the methods of the invention, the SAPO-34 membranes are formed through in situ crystallization on a porous support using a synthesis mixture initially including a SAPO-34 forming gel and a plurality of SAPO-34 crystals dispersed in the gel. The invention also provides supported SAPO-34 membranes made by the methods of the invention. The invention also provides methods for separating a first gas component from a gas mixture, the methods comprising the step of providing a membrane of the invention. | 12-04-2014 |
Er-Xuan Ping, Haymarket, VA US
Patent application number | Description | Published |
---|---|---|
20130166057 | METHODS FOR FORMING SMALL-SCALE CAPACITOR STRUCTURES - The present disclosure provides small scale capacitors (e.g., DRAM capacitors) and methods of forming such capacitors. One exemplary implementation provides a method of fabricating a capacitor that includes sequentially forming a first electrode, a dielectric layer, and a second electrode. At least one of the electrodes may be formed by a) reacting two precursors to deposit a first conductive layer at a first deposition rate, and b) depositing a second conductive layer at a second, lower deposition rate by depositing a precursor layer of one precursor at least one monolayer thick and exposing that precursor layer to another precursor to form a nanolayer reaction product. The second conductive layer may be in contact with the dielectric layer and have a thickness of no greater than about 50 Å. | 06-27-2013 |
Er-Xuan Ping, Meridian, ID US
Patent application number | Description | Published |
---|---|---|
20090294819 | METHODS FOR ENHANCING CAPACITORS HAVING ROUGHENED FEATURES TO INCREASE CHARGE-STORAGE CAPACITY - Structures and methods for making a semiconductor structure are discussed. The semiconductor structure includes a rough surface having protrusions formed from an undoped silicon film. If the semiconductor structure is a capacitor, the protrusions help to increase the capacitance of the capacitor. The semiconductor structure also includes a relatively smooth surface abutting the rough surface, wherein the relatively smooth surface is formed from a polycrystalline material. | 12-03-2009 |
20090311843 | CONTAINER CAPACITOR STRUCTURE AND METHOD OF FORMATION THEREOF - Disclosed is a container capacitor structure and method of constructing it. An etch mask and etch are used to expose portions of an exterior surface of electrode (“bottom electrodes”) of the container capacitor structure. The etch provides a recess between proximal pairs of container capacitor structures, which recess is available for forming additional capacitance. Accordingly, a capacitor dielectric and a top electrode are formed on and adjacent to, respectively, both an interior surface and portions of the exterior surface of the first electrode. Advantageously, surface area common to both the first electrode and second electrodes is increased over using only the interior surface, which provides additional capacitance without a decrease in spacing for clearing portions of the capacitor dielectric and the second electrode away from a contact hole location. Furthermore, such clearing of the capacitor dielectric and the second electrode portions may be done at an upper location of a substrate assembly in contrast to clearing at a bottom location of a contact via. | 12-17-2009 |
20100282164 | METHODS AND SYSTEMS FOR CONTROLLING TEMPERATURE DURING MICROFEATURE WORKPIECE PROCESSING, E.G., CVD DEPOSITION - The present disclosure provides methods and systems for controlling temperature. The method has particular utility in connection with controlling temperature in a deposition process, e.g., in depositing a heat-reflective material via CVD. One exemplary embodiment provides a method that involves monitoring a first temperature outside the deposition chamber and a second temperature inside the deposition chamber. An internal temperature in the deposition chamber can be increased in accordance with a ramp profile by (a) comparing a control temperature to a target temperature, and (b) selectively delivering heat to the deposition chamber in response to a result of the comparison. The target temperature may be determined in accordance with the ramp profile, but the control temperature in one implementation alternates between the first temperature and the second temperature. | 11-11-2010 |
20110124171 | APPLYING EPITAXIAL SILICON IN DISPOSABLE SPACER FLOW - A method of fabricating transistors on a semiconductor substrate includes forming transistor gates of first and second transistors located in first and second areas of the semiconductor substrate, respectively. The transistor gates have generally vertical sidewalls. Source and drain regions are simultaneously formed for the first and second transistors. Temporary spacers are formed on the vertical sidewalls of the first and second transistor gates. The temporary spacers of the first transistor abut a semiconductor structure such that the source and drain regions of the first transistor are vertically covered. The temporary spacers of the second transistor cover a portion of the source and drain regions of the second transistor such that a portion of the source and drain regions remain exposed. The semiconductor substrate is exposed to an implant dopant to change the dopant level of the exposed portions of the source and drain regions of the second transistors. | 05-26-2011 |
20110163416 | METHODS FOR FORMING SMALL-SCALE CAPACITOR STRUCTURES - The present disclosure provides small scale capacitors (e.g., DRAM capacitors) and methods of forming such capacitors. One exemplary implementation provides a method of fabricating a capacitor that includes sequentially forming a first electrode, a dielectric layer, and a second electrode. At least one of the electrodes may be formed by a) reacting two precursors to deposit a first conductive layer at a first deposition rate, and b) depositing a second conductive layer at a second, lower deposition rate by depositing a precursor layer of one precursor at least one monolayer thick and exposing that precursor layer to another precursor to form a nanolayer reaction product. The second conductive layer may be in contact with the dielectric layer and have a thickness of no greater than about 50 Å. | 07-07-2011 |
20120180716 | METHODS FOR EPITAXIAL SILICON GROWTH - Methods of cleaning substrates and growing epitaxial silicon thereon are provided. Wafers are exposed to a plasma for a sufficient time prior to epitaxial silicon growth, in order to clean the wafers. The methods exhibit enhanced selectivity and reduced lateral growth of epitaxial silicon. The wafers may have dielectric areas that are passivated by the exposure of the wafer to a plasma. | 07-19-2012 |
20120211824 | VERTICAL TRANSISTOR HAVING A GATE STRUCTURE FORMED ON A BURIED DRAIN REGION AND A SOURCE REGION OVERLYING THE UPPER MOST LAYER OF THE GATE STRUCTURE - Raised structures comprising overlying silicon layers formed by controlled selective epitaxial growth, and methods for forming such raised-structure on a semiconductor substrate are provided. The structures are formed by selectively growing an initial epitaxial layer of mono crystalline silicon on the surface of a semi conductive substrate, and forming a thin film of insulative material over the epitaxial layer. A second epitaxial layer is selectively, grown on the exposed surface of the initial epitaxially grown crystal layer, and a thin insulative film is deposited over the second epitaxial layer. Additional epitaxial layers are added as desired to provide a vertical structure of a desired height comprising multiple layers of single silicon crystals, each epitaxial layer have insulated sidewalls, with the uppermost epitaxial layer also with an insulated top surface. | 08-23-2012 |
George Allan Ping, Berea, KY US
Patent application number | Description | Published |
---|---|---|
20080239031 | Ink Tank Venting - An inkjet cartridge comprising an ink container including a venting structure comprising an orifice through a wall of the ink container in direct communication with a meniscus baffle extending into the interior of the ink container. The instant invention also includes an inkjet cartridge lid comprising a lid structure including serpentine trenches and orifices formed within a top surface, at least one of the serpentine trenches intersecting with at least one of the orifices, the lid structure also comprising a venting structure that includes a corridor interposing at least two separate ink reservoirs and including opposing first and second ends, the first end of the corridor in communication with an external environment, the second end partitioned to establish a separate passage in communication with each of the at least two separate ink reservoirs, each passage including a hollow extending into an interior of the ink reservoir. | 10-02-2008 |
Haifeng Ping, Issaquah, WA US
Patent application number | Description | Published |
---|---|---|
20110153860 | SYSTEMS AND METHODS FOR SELECTING BUFFERING TIME FOR MEDIA DATA - The invention is related to methods and apparatus for tailoring an amount of Pre-Data that can be used in media clip streaming applications. A variable-bit-rate encoded media clip can be encoded at an average playback bit rate. When the actual transmission bit rate exceeds the average playback bit rate, a maximum bit deficit computation that uses the average playback bit rate overestimates the amount of Pre-Data that can be used to buffer the media clip. Embodiments of the invention tailor the amount of Pre-Data at least in part to the amount of data used to encode intervals of data and to actual transmission bit rates or to predictions of actual transmission bit rates, thereby decreasing the amount of Pre-Data that can be used and decreasing a latency time before play of the media clip begins. | 06-23-2011 |
20110161493 | SYSTEMS AND METHODS FOR SELECTING BUFFERING TIME FOR MEDIA DATA - The invention is related to methods and apparatus for tailoring an amount of Pre-Data that can be used in media clip streaming applications. A variable-bit-rate encoded media clip can be encoded at an average playback bit rate. When the actual transmission bit rate exceeds the average playback bit rate, a maximum bit deficit computation that uses the average playback bit rate overestimates the amount of Pre-Data that can be used to buffer the media clip. Embodiments of the invention tailor the amount of Pre-Data at least in part to the amount of data used to encode intervals of data and to actual transmission bit rates or to predictions of actual transmission bit rates, thereby decreasing the amount of Pre-Data that can be used and decreasing a latency time before play of the media clip begins. | 06-30-2011 |
20120177105 | SYSTEMS AND METHODS FOR SELECTING BUFFERING TIME FOR MEDIA DATA - The invention is related to methods and apparatus for tailoring an amount of Pre-Data that can be used in media clip streaming applications. A variable-bit-rate encoded media clip can be encoded at an average playback bit rate. When the actual transmission bit rate exceeds the average playback bit rate, a maximum bit deficit computation that uses the average playback bit rate overestimates the amount of Pre-Data that can be used to buffer the media clip. Embodiments of the invention tailor the amount of Pre-Data at least in part to the amount of data used to encode intervals of data and to actual transmission bit rates or to predictions of actual transmission bit rates, thereby decreasing the amount of Pre-Data that can be used and decreasing a latency time before play of the media clip begins. | 07-12-2012 |
Hai Feng Ping, Issaquah, WA US
Patent application number | Description | Published |
---|---|---|
20100217993 | DISPLAY WINDOW CONTROL SYSTEM AND METHOD - An embodiment of a method for rendering an item of media content includes obtaining a media presentation having a media-content portion and a display-window-configuration component. The display-window-configuration component is recovered from the media presentation and causes a defined display window to be presented contemporaneously with rendering the media content of the media-content portion. And an embodiment of a method for rendering an item of media content having an action-indicator associated with an action includes analyzing the media content to detect the action-indicator and executing the associated action. For example, the action-indicator may be a watermark, which may be visible while an image portion of the media content is displayed. | 08-26-2010 |
20110167169 | SYSTEM AND METHOD FOR UNINTERRUPTED STREAMING - A streaming media presentation transmission error recovery system and network. In one embodiment, in the event of a connection failure to a selected server, an alternative “mirrored” server is selected to resume the transmission of a selected streaming media presentation. One embodiment of the present invention provides for transparent switching from an interrupted media data stream to a stream from a newly-created network connection by providing an overlap between media that has been received and the data that is received via the new connection. | 07-07-2011 |
Hongsheng Ping, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110194409 | OVERSUBSCRIBED PACKET STREAM-BASED INTERCONNECT PROTOCOL - A network device includes a receiver component that generates flow control information. The network device also includes a transmitter component that receives a packet for forwarding to the receiver component, receives flow control data for the packet from the receiver component, and provides the packet and the flow control data for the packet to a fabric component. The fabric component performs a congestion management operation for the packet, and forwards the packet to the receiver component based on the flow control data and results of the congestion management operation. | 08-11-2011 |
Jeffrey H. Ping, Braselton, GA US
Patent application number | Description | Published |
---|---|---|
20090289071 | Flow Through Components with an Antimicrobial Lining - This invention relates to the field of gas-containing storage vessels, and more specifically to the provision for antimicrobial surfaces within such vessels and in the connecting hardware associated with various applications of such vessels, so that microbial colonization of the interior of such vessels may be eliminated or retarded. This antimicrobial feature may result in improved safety in the use of such vessels, with reduced risk of the transmission of infection to a user. The invention further includes methods to provide gas-containing storage vessels with antimicrobial surfaces, so that microbial colonization of the interior of such vessels may be eliminated or retarded. | 11-26-2009 |
20090291021 | Methods for Preventing Microbial Colonization of Gas Cylinders and Coupling Components - This invention relates to the field of gas-containing storage vessels, and more specifically to the provision for antimicrobial surfaces within such vessels and in the connecting hardware associated with various applications of such vessels, so that microbial colonization of the interior of such vessels may be eliminated or retarded. This antimicrobial feature may result in improved safety in the use of such vessels, with reduced risk of the transmission of infection to a user. The invention further includes methods to provide gas-containing storage vessels with antimicrobial surfaces, so that microbial colonization of the interior of such vessels may be eliminated or retarded. | 11-26-2009 |
20110148097 | Specifically Compatible Connectors for Administration of Stored Gases - This invention relates to the field of connectors used to connect gas sources to apparatus for the administration or other use of gas or mixtures of gases, and more specifically to connectors used for gas administration for respiratory support of a user or patient. The connectors according to the present invention are shaped to be specifically compatible only with like connectors for each specific type gas or gas mixture used in the application, thus reducing or eliminating the chance for user error in connecting the wrong distribution connector to a particular supply connector. | 06-23-2011 |
Jeffrey H. Ping, Suwanee, GA US
Patent application number | Description | Published |
---|---|---|
20130005821 | INTRAVENOUS ADMINISTRATION OF TRAMADOL - A method of treating pain, e.g., acute post-operative pain, by administering to a human patient(s) a therapeutically effective dose of tramadol intravenously over a prolonged time period is disclosed. In certain embodiments, the dose is intravenously administered in a time period from about 10 minutes to about 3 hours, preferably from about 10 minutes to about 30 minutes. In other embodiments, intravenous doses are administered at suitable time intervals over a time period from about 3 hours to 48 hours. | 01-03-2013 |
20150258045 | INTRAVENOUS ADMINISTRATION OF TRAMADOL - A method of treating pain, e.g., acute post-operative pain, by administering to a human patient(s) a therapeutically effective dose of tramadol intravenously over a prolonged time period is disclosed. In certain embodiments, the dose is intravenously administered in a time period from about 10 minutes to about 3 hours, preferably from about 10 minutes to about 30 minutes. In other embodiments, intravenous doses are administered at suitable time intervals over a time period from about 3 hours to 48 hours. | 09-17-2015 |
20150297538 | Intravenous Administration of Tramadol - A method of treating pain, e.g., acute post-operative pain, by administering to a human patient(s) a therapeutically effective dose of tramadol intravenously over a prolonged time period is disclosed. In certain embodiments, the dose is intravenously administered in a time period from about 10 minutes to about 3 hours, preferably from about 10 minutes to about 30 minutes. In other embodiments, intravenous doses are administered at suitable time intervals over a time period from about 3 hours to 48 hours. | 10-22-2015 |
Jia Ping, Solon, OH US
Patent application number | Description | Published |
---|---|---|
20110206256 | VISUALIZATION OF PHYSIOLOGICAL DATA FOR VIRTUAL ELECTRODES - Systems and methods can be utilized to visualize physiological data relative to a surface region (e.g., an organ) of a patient. A computer-implemented method can include storing electroanatomic data in memory representing electrical activity for a predetermined surface region of the patient and providing an interactive graphical representation of the predetermined surface region of the patient. A user input is received to define location data corresponding to a user-selected location for at least one virtual electrode on the graphical representation of the predetermined surface region of the patient. A visual representation of physiological data for the predetermined surface region of the patient is generated based on the location data and the electroanatomic data. | 08-25-2011 |
Jihui Ping, Madison, WI US
Patent application number | Description | Published |
---|---|---|
20150017205 | HIGH TITER RECOMBINANT INFLUENZA VIRUSES WITH ENHANCED REPLICATION IN MDCK OR VERO CELLS OR EGGS - The invention provides a composition useful to prepare high titer influenza viruses, e.g., in the absence of helper virus, which includes internal genes from an influenza virus vaccine strain or isolate, e.g., one that is safe in humans, for instance, one that does not result in significant disease, that confer enhanced growth in cells in culture, such as MDCK cells, or in eggs. | 01-15-2015 |
Keith Ping, Danville, KY US
Patent application number | Description | Published |
---|---|---|
20100052354 | COMPOSITE STAKE RACKS FOR FLATBED TRUCK BODY - A panel for a stake rack assembly for a cargo area of a truck bed includes a first surface and a second surface opposing the first surface. The first and second surfaces include a plurality of openings to define generally horizontal sections and generally vertical sections that form rails and stakes of the panel, wherein the panel is formed of a polymer material. | 03-04-2010 |
Li-Hua Ping, Chapel Hill, NC US
Patent application number | Description | Published |
---|---|---|
20140248301 | METHOD OF INDUCING THE PRODUCTION OF PROTECTIVE ANTI-HIV-1 ANTIBODIES - The present invention relates, in general, to an immunogen for HIV vaccination and, in particular, to a method of inducing the production of protective anti-HIV antibodies by targeting B cell germline and clone intermediates using a combination of HIV envelope and non-HIV immunogens. The invention also relates to compositions suitable for use in such a method. | 09-04-2014 |
Peipei Ping, Redondo Beach, CA US
Patent application number | Description | Published |
---|---|---|
20150338419 | Method for the Determination of Biomolecule Turnover Rates - Disclosed is a method for determining the turnover rate of biomolecules in a subject, which include administering to the subject, 2H20 in an amount sufficient to label biomolecules in the subject with 2H. Samples are collected from the subject at one or more time points and isotopomers are detected for the labeled biomolecules in the samples. The fractional abundance is determined for the isotopomers of the biomolecules in the samples and the biomolecule turnover rates of the one or more labeled biomolecules is determined based on the fractional abundance of the isotopomers. A computer-implemented method is also disclosed for determining the turnover rate of one or more biomolecules in subject. In certain other embodiments, a system for determining protein turnover rates in a subject is also provided. Also provided in certain embodiments is a computer program product for determining protein turnover rates in a subject. | 11-26-2015 |
Shen Ping, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20150016050 | SERVER DEVICE AND DATA STORAGE DEVICE REPLACEMENT MECHANISM THEREOF - A server device has a case, a backplane board mounted inside the case, a plurality of data storage device replacement mechanisms inserted inside the case, a plurality of first data storage devices and a plurality of second data storage devices. The data storage device replacement mechanism includes a tray, a connector assembly and a circuit board. The connector assembly is disposed inside an accommodation space of the tray and includes a first connector and a second connector. The circuit board is installed inside a second arrangement area of the tray and electrically connected to the first connector, the second connector and the backplane board. The first data storage device is arranged inside a first arrangement area of the tray and electrically connected to the first connector. The second data storage device is arranged inside the second arrangement area of the tray and electrically connected to the second connector. | 01-15-2015 |
20150113188 | DATA STORAGE EXPANDING APPARATUS - A data storage expanding apparatus is electrically coupled to a terminal equipment and multiple data storage groups. Each data storage group includes a plurality of data storage devices. The data storage expanding apparatus configured to transmit an operating data between the terminal equipment and to a particular data storage device. The data storage expanding apparatus includes a data storage expanding module and multiple signal expanding modules. The data storage expanding module is electrically coupled to the terminal equipment. The signal expanding modules are electrically coupled in series, and to the data storage groups, respectively. One of the signal expanding modules is electrically coupled to the data storage expanding module. The operating data signal is transmitted to the signal expanding module via the data storage expanding module electrically connected to the signal expanding module, and then transmitted to particular data storage device via the signal expanding module. | 04-23-2015 |
20150126048 | DATA STORAGE CONNECTING DEVICE - A data storage connecting device includes a circuit board, a first connector, a second connector and a third connector. The circuit board has a first connecting end and a second connecting end. The first connector and a second connector are both disposed on the first connecting end and respectively at two sides of a long axis of the circuit board, a location of the second connector connecting with a data storage device being opposite to that of the first connector connecting with another data storage device. The third connector is disposed on the second connecting end for transmitting data from two data storage devices connected to the first connector and the second connector, respectively, via the circuit to a server device, or vice versa. | 05-07-2015 |
20150181768 | BACKPLANE STRUCTURE AND SERVER SYSTEM UTILIZING THE SAME - A server system utilizing a backplane structure comprises first and second hard disk modules; a first backplane comprising a first wiring board comprising air vents and passive components and a second wiring board connected to a bottom portion of the first wiring board at a first angle and comprising first active components; and a second backplane comprising a third wiring board comprising second air vents and second passive components and a fourth wiring board connected to a bottom portion of the third wiring board at a second angle and comprising second active components thereon; wherein the first and second backplanes are disposed between the first and second hard disk modules; the first wiring board is directly corresponding to the first hard disk module; the third wiring board is directly corresponding to the second hard disk module; the first backplane is higher than the second backplane. | 06-25-2015 |
Wing S. Ping, Hacienda Heights, CA US
Patent application number | Description | Published |
---|---|---|
20090047179 | AUTOMATED SAMPLE PROCESSING SYSTEM - A system for a clinical lab that is capable of automatically processing, including sorting, of multiple specimen containers. The system comprises a central controller, a workstation, one or more analyzers, and an automated centrifuge. The workstation has automatic detectors for detecting the presence of a holder holding specimen containers. The workstation has a bar code reader for reading bar codes on the containers. The system has a transport subsystem, preferably a workstation robotic arm and an analyzer robotic arm for transporting the specimen containers, moving them to and from the workstation, to and from the analyzers, and to and from the centrifuge. The centrifuge is loaded with buckets containing specimen containers. The workstation can be provided with a balance system for balancing the weight of the buckets used. The workstation can also have a decapper for automatically removing caps from the specimen containers. | 02-19-2009 |
Yip Ping, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20100292930 | METHODS FOR GENERATING DATABASES AND DATABASES FOR IDENTIFYING POLYMORPHIC GENETIC MARKERS - Processes and methods for creating a database of genomic samples from healthy human donors, methods that use the database to identify and correlate polymorphic genetic markers and other markers with diseases and conditions are provided. | 11-18-2010 |
20120301882 | METHODS FOR GENERATING DATABASES AND DATABASES FOR IDENTIFYING POLYMORPHIC GENETIC MARKERS - Processes and methods for creating a database of genomic samples from healthy human donors, methods that use the database to identify and correlate polymorphic genetic markers and other markers with diseases and conditions are provided. | 11-29-2012 |
Yu Ping, Dublin, CA US
Patent application number | Description | Published |
---|---|---|
20130237940 | CONVERTIBLE REUSABLE DIAPER - A convertible reusable diaper is provided, comprised of an outer cover portion, a liner portion, and a detachable absorption portion. The outer cover portion may generally include barrier panels attached at both the front and rear regions of the outer cover portion to form interior pockets. A plurality of fastenable tabs attached to hole-openings at the barrier panels affixes the liner portion or the detachable absorption portion in place. The hole-openings allow the passage of the fastenable tabs through the barrier panels. Both the liner portion and the detachable absorption portion include fastener members inter-engaged with the corresponding fastener members located at the fastenable tabs to allow the liner portion or the detachable absorption portion to be removably affixed to the outer cover portion. Numerous options for affixing the insert portion and the detachable absorption portion allow conversion to different diaper designs. | 09-12-2013 |
20140221954 | Convertible Reusable Diaper - A convertible reusable diaper is provided, comprising an outer cover, a barrier panel portion, and at least one of a liner portion and an absorption portion. One or more first fastener members are attachable to at least one of the outer cover portion and the barrier panel portion. One or more second fastener members are attachable to at least one of the liner portion and the absorption portion, wherein at least one of the second fastener members is cooperatively engaged with at least one of the first fastener members, thereby allowing at least part of at least one of the liner portion and the absorption portion to be detachable to the outer cover portion. One or more hole-openings are formed on the barrier panel portion, thereby allowing engagement between the first and the second fastener members. | 08-07-2014 |
Zhan Ping, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20150115868 | ENERGY HARVEST AND STORAGE SYSTEM AND MULTI-SENSOR MODULE - An embodiment includes a system, comprising: a circuit; an energy harvesting device configured to convert energy from the circuit to electrical energy; an energy storage device configured to store the electrical energy; and a power supply configured to supply power from the energy storage device, and multi-sensor module including such a system. | 04-30-2015 |
20150134868 | SOCKET INTERPOSER HAVING A MULTI-MODAL I/O INTERFACE - Exemplary embodiments include a socket interposer having a plurality of connectors configured to attach to a server board, the server board including: a first processor socket having a processor form factor, and a first memory associated with the first processor socket, a processor inserted into the at least first processor socket, the processor having access to the first memory, and a second processor socket having the processor form factor, and a second memory associated with the second processor socket, wherein the plurality of connectors are configured to fit the processor form factor; and a multi-modal I/O interface having a first mode and a second mode, wherein in the first mode provides processor-to-processor communication, and the second mode provides the first processor with accessibility to the second memory associated with the second processor socket. | 05-14-2015 |
20150185813 | DYNAMIC THERMAL BUDGET ALLOCATION FOR MEMORY ARRAY - Embodiments of the present inventive concept relate to systems and methods for dynamically allocating and/or redistributing thermal budget to each memory group in a memory array from a total memory thermal budget based on the workload of each memory group. In this manner, the memory groups having a higher workload can receive a higher thermal budget. The allocation can be dynamically adjusted over time. Thus, the individual and overall memory group performance increases while efficiently allocating the total thermal budget. By dynamically sharing the total thermal budget of the system, the performance of the system as a whole is increased, thereby lowering, for example, the total cost of ownership (TCO) of datacenters. | 07-02-2015 |
20150185814 | DYNAMIC THERMAL BUDGET ALLOCATION FOR MULTI-PROCESSOR SYSTEMS - Embodiments of the present inventive concept relate to systems and methods for dynamically allocating and/or redistributing thermal budget to each processor from a total processor thermal budget based on the workload of each processor. In this manner, the processor(s) having a higher workload can receive a higher thermal budget. The allocation can be dynamically adjusted over time. The individual and overall processor performance increases while efficiently allocating the total thermal budget. By dynamically sharing the total thermal budget of the system, the performance of the system as a whole is increased, thereby lowering, for example, the total cost of ownership (TCO) of datacenters. | 07-02-2015 |
20150245525 | SOCKET INTERPOSER AND COMPUTER SYSTEM USING THE SOCKET INTERPOSER - Exemplary embodiments include a socket interposer having a first plurality of connectors, at least one of on-board memory socket and a memory. The first plurality of connectors is configured to fit with a first form factor of a memory socket on a server board. The at least one on-board memory socket includes at least a second plurality of connectors and has a second form factor configured for a memory module having a first memory type. The memory has a second memory type different from the first memory type of the memory module. | 08-27-2015 |
Zhan Ping, Milpitas, CA US
Patent application number | Description | Published |
---|---|---|
20160055052 | MEMORY DEVICES AND MODULES - An embodiment includes a memory module, comprising: a module error interface; and a plurality of memory devices, each memory device coupled to the module error interface, including a data interface and an device error interface, and configured to communicate error information through the device error interface and the module error interface. | 02-25-2016 |
Zhan (john) Ping, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20150016044 | SOCKET INTERPOSER AND COMPUTER SYSTEM USING THE SOCKET INTERPOSER - Exemplary embodiments include a socket interposer having a plurality of connectors and at least one of on-board memory and an external communication controller. The plurality of connectors is configured to fit with a form factor of a socket on a server board. The server board includes at least one processor and a circuit board having the socket and at least one processor socket. The processor(s) are coupled with the processor socket(s). The socket has the form factor configured for a module having a first functional set and the form factor. The at least one of the on-board memory and the external communication controller is coupled with at least some of the connectors. The external communication controller also has a second functional set different from the first functional set. The on-board memory is configured to be usable by the processor(s). | 01-15-2015 |
20150026397 | METHOD AND SYSTEM FOR PROVIDING MEMORY MODULE INTERCOMMUNICATION - Exemplary embodiments include a memory module including a plurality of connectors, at least one memory, at least one transmitter and at least one receiver. The connectors are configured to fit with a form factor of a memory socket on a server board. The memory is coupled with the connectors. The transmitter(s) are coupled with the memory. The transmitter(s) are configured to send a first plurality of signals from the memory module such that the first plurality of signals bypass the connectors. The receiver(s) are coupled with the memory. The receiver(s) are configured to receive a second plurality of signals to the memory module such that the second plurality of signals bypass the plurality of connectors. | 01-22-2015 |