Patent application number | Description | Published |
20100312971 | Dynamic Operating Point Modification in an Integrated Circuit - In one embodiment, an integrated circuit includes a processor, an internal memory, and a memory controller coupled to an external memory. The integrated circuit may support two or more modes of operation, with different operating points. To switch from one operating point to another, code executed by the processor may copy switch code from the external memory into the internal memory, and may jump to the switch code. Executing out of the internal memory, the switch code may communicate with the memory controller to cause the external memory to enter into self-refresh mode. The operating point may be altered, and the switch code may reinitialize the memory controller after the integrated circuit has stabilized at the new operating point. After the memory controller's physical interface circuit has relocked, the external memory may exit self-refresh mode. | 12-09-2010 |
20110099301 | Using Central Direct Memory Access (CDMA) Controller to Test Integrated Circuit - In an embodiment, an integrated circuit includes a direct memory access (DMA) controller configured to perform DMA operations between peripheral components of the integrated circuit and/or a memory to which the integrated circuit is configured to be coupled. Combinations of memory-to-memory, memory-to-peripheral, and peripheral-to-memory operations may be used. The DMA controller may be programmed to perform a number of DMA operations concurrently. The DMA operations may be programmed and performed as part of testing the integrated circuit during design and/or manufacture of the integrated circuit. The DMA operations may cause many of the components in the integrated circuit to be busy performing various operations. In some embodiments, programmed input/output (PIO) operations may also be performed while the DMA operations are in progress. In some embodiments, various parameters of the DMA operations and/or PIO operations may be randomized. | 04-28-2011 |
20110099423 | Unified Boot Code with Signature - In an embodiment, code, such as the boot code for an integrated circuit or set of integrated circuit products, is provided in a system. The code may be a unified code base including multiple code blocks. Additionally, a signature is provided which describes the integrated circuit on which the boot is being performed. The signature may be processed (e.g. by a processor included in the integrated circuit) to determine which of the code blocks to execute. Accordingly, a single image of the boot code may be used for a variety of different integrated circuits and/or different integrated circuit implementations. For example, the same unified boot code may be used with one or more simulation models, or various programmable logic device models, that include various subsets of the components of the integrated circuit. The code blocks may correspond to various components, and may include tests for the corresponding components. | 04-28-2011 |
20110145781 | Automated Framework for Programmable Logic Device Implementation of Integrated Circuit Design - In an embodiment, a methodology for automating the generation of a programmable logic device implementation of at least a portion of an integrated circuit is contemplated. The methodology may operate on one or more hardware description language (HDL) files which describe the integrated circuit as an input. Additionally, one or more user-generated control files may be input to the methodology. The methodology may process the one or more HDL files, generating a bitstream to program one or more programmable logic devices to implement the described design. The methodology may include automated modification of the HDL files to prepare them for programmable logic device implementation, automated pad ring generation, automated pin multiplexing, daughter card definition, partitioning, etc. | 06-16-2011 |
20120290881 | Using Central Direct Memory Access (CDMA) Controller to Test Integrated Circuit - In an embodiment, an integrated circuit includes a direct memory access (DMA) controller configured to perform DMA operations between peripheral components of the integrated circuit and/or a memory to which the integrated circuit is configured to be coupled. Combinations of memory-to-memory, memory-to-peripheral, and peripheral-to-memory operations may be used. The DMA controller may be programmed to perform a number of DMA operations concurrently. The DMA operations may be programmed and performed as part of testing the integrated circuit during design and/or manufacture of the integrated circuit. The DMA operations may cause many of the components in the integrated circuit to be busy performing various operations. In some embodiments, programmed input/output (PIO) operations may also be performed while the DMA operations are in progress. In some embodiments, various parameters of the DMA operations and/or PIO operations may be randomized. | 11-15-2012 |