Kwang Ii
Kwang Ii Jeong, Gumi-Si KR
Patent application number | Description | Published |
---|---|---|
20110195628 | LAYOUT OF LIQUID CRYSTAL DISPLAY PANELS AND SIZE OF MOTHER SUBSTRATE - A layout of LCD panels and a size of the mother substrate are disclosed, to improve the efficiency in arrangement of the LCD panels, and to maximize the substrate efficiency, the layout comprising a mother substrate; a dummy region of 15 mm or less in a periphery of the mother substrate; and six LCD panels of the 26-inch model in a matrix of 2×3 on the mother substrate excluding the dummy region with a margin corresponding to 2˜4% of a length of the LCD panel. | 08-11-2011 |
Kwang Ii Kim, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20140092842 | METHOD OF PERFORMING RANDOM ACCESS PROCEDURE IN WIRELESS COMMUNICATION SYSTEM - A method includes transmitting a random access preamble, receiving a random access response as a response of the random access preamble, wherein the random access response comprises an uplink resource assignment and a request for transmission of a Channel Quality Indicator (CQI), and transmitting the CQI in the uplink resource assignment. | 04-03-2014 |
Kwang Ii Kim, Daejeon KR
Patent application number | Description | Published |
---|---|---|
20090159250 | OIL COOLER - An oil cooler includes a pair of spaced inlet/outlet boss portions; an inlet pipe and an outlet pipe coupled to the inlet/outlet boss portions, respectively; and tubes coupled to the inlet/outlet boss portions through both ends thereof to form an oil flow passage. The tubes are disposed in parallel and in a multi-stage arrangement. Each tube has a portion in fluid flow relationship with the neighboring tube at an area between the inlet and outlet pipes so oil can flow between them. | 06-25-2009 |
Kwang Ii Kwon, Seongju-Gun KR
Patent application number | Description | Published |
---|---|---|
20090155412 | Enzymatic Interesterification Using Stepwise Changes In Temperature For Development of Trans Fat-Free Fats and Oils - Disclosed herein is a method of preparing trans fat-free oils and fats by an enzymatic interesterification (EI), and trans fat-free oils and fats prepared by the method. Specifically, the method comprises the steps of: 1) mixing fully hydrogenated fat derived from vegetable oil with RBD olive oil; 2) adding lipase to the mixed oil and reacting the mixed oil with lipase at 65 to 80° C. for 1 to 4 hours (1 | 06-18-2009 |
Kwang Ii Lee, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20100028430 | MATERIAL AND MANUFACTURING METHOD OF BIOACTIVE PROTEIN-CALCIUM PHOSPHATE COMPOSITE - Disclosed are a bioactive protein-calcium phosphate ceramic composite for surface modification of a substrate for use as a substitute in the treatment of musculoskeletal disorders, and a preparation method thereof. The bioactive protein-calcium phosphate ceramic composite is prepared by mixing an aqueous solution of calcium phosphate and a protein, and impregnating the calcium phosphate and the protein in the resulting aqueous solution to co-precipitate them on a substrate, such as metals, ceramics and polymers, wherein the substrate is patterned, and different proteins are impregnated in at least two regions of the patterned regions. | 02-04-2010 |
Kwang Ii Lee, Daejeon KR
Patent application number | Description | Published |
---|---|---|
20130159410 | SYSTEM AND METHOD FOR HIERARCHICAL MESSAGE TRANSMISSION BETWEEN DEVICES IN HETEROGENEOUS NETWORK ENVIRONMENT - Provided are a system and method for hierarchical message transmission between devices in a network environment including heterogeneous networks. The system is for hierarchical message transmission between devices in a heterogeneous network environment in which a plurality of sub-networks including at least one device and having different characteristics are configured in the form of a hierarchical tree with respect to a super-network. Aggregators for collecting and transferring device information on the devices to another network, the super-network, or the sub-networks are prepared in the super-network and sub-networks. Each of the devices includes an application service interface, a plurality of network adapters, a network manager, an address mapping and storage unit, and a message manager. Accordingly, devices can effectively communicate with each other, and in a network environment including heterogeneous networks, communication between the devices and management of the devices can be provided simply and comprehensively. | 06-20-2013 |
Kwang Ii Park, Ansan KR
Patent application number | Description | Published |
---|---|---|
20090065799 | LIGHT EMITTING DIODE PACKAGE - The present invention relates to a light emitting diode package, and provides a light emitting diode package employing a thermoelectric element therein. The light emitting diode package of the present invention is constructed such that the thermoelectric element is coupled to a housing or formed of a substrate itself so as to directly dissipate heat generated from a light emitting chip. Thus, the heat generated from the light emitting chip can be efficiently dissipated from the interior of the package to the outside, without an additional heat dissipation means. In addition, an external heat sink may be coupled to the thermoelectric element to more efficiently dissipate the heat from the light emitting chip. | 03-12-2009 |
Kwang-Ii Jung, Suncheon-Si KR
Patent application number | Description | Published |
---|---|---|
20140134467 | LITHIUM BATTERY WITH EXCELLENT SAFETY - Disclosed herein is a lithium battery which exhibits minimal dimensional deformation of a case thereof and easily discharges gas therefrom. The lithium battery includes an electrode assembly in which cathode and anode plates face each other with a separator therebetween; a case body receiving the electrode assembly and an electrolyte, the case body including a barrel-shaped sidewall open at a top thereof and a bottom bulging in a direction away from the electrode assembly; and a top cap disposed on the top of the case body and provided with a safety exhaust outlet through which gas is discharged upon increase in internal pressure. | 05-15-2014 |
Kwang-Ii Lee, Yeongcheon-Si KR
Patent application number | Description | Published |
---|---|---|
20110178782 | Method for Estimating Geometric Error Between Linear Axis and Rotary Axis in a Multi-Axis Machine Tool - A method of estimating a geometric error between a linear axis and a rotary axis in a multi-axis machine tool is provided, the method including creating a circular path under the control of one or more drive axes and measuring a radial error of the circular path using a ball bar, defining the relationship between position-dependent geometric error parameters and position-independent geometric error parameters and measured data using an error synthesis model and an equation of a ball bar, defining a linear equation with unknown position-independent geometric error parameters by removing higher order terms of the position-dependent geometric error parameters and position-independent geometric error parameters, and obtaining the position-independent geometric error parameters through least squares from the linear equation. | 07-21-2011 |
Kwang-Ii Park, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20090097339 | Integrated Circuit Memory Devices Having Internal Command Generators Therein that Support Extended Command Sets Using Independent and Dependent Commands - Integrated circuit memory devices include an internal command generator and a memory control circuit responsive to an internal command generated by the internal command generator. The internal command generator is configured to generate an internal command in response to a combination of an independent command and at least one dependent command received in sequence by the memory device. For example, the internal command generator may be configured to require the independent command to follow the at least one dependent command in the sequence when generating the internal command from the combination of the independent and dependent commands. Alternatively, the internal command generator may be configured to require the independent command to precede the at least one dependent command in the sequence before generating the internal command from the combination of the independent and dependent commands. These independent and dependent commands may be received by the memory device as respective multi-bit external command signals. | 04-16-2009 |
Kwang-Ii Park, Yongin-Si KR
Patent application number | Description | Published |
---|---|---|
20100079180 | AC-COUPLING PHASE INTERPOLATOR AND DELAY-LOCKED LOOP USING THE SAME - An AC-coupling phase interpolator and a DLL using the same are provided. The AC-coupling phase interpolator includes a coupling capacitor generating and outputting a coupling signal by AC-coupling to an interpolation signal obtained by phase-interpolating an input signal. Thereby, it is possible to correct duty of an input signal and adjust the level of an output signal. | 04-01-2010 |
20100148819 | Majority voter circuits and semiconductor device including the same - A majority voter circuit is configured to generate a selecting signal based on first input data and inverted first input data. The first input data and the inverted first input data each include an odd-number of bits, and the odd-number of bits include bits of a first type and bits of a second type. The generated selecting signal is indicative of which of the first type and the second type of bits in the first input data are in the majority. | 06-17-2010 |
20100271886 | Semiconductor memory device and latency signal generating method thereof - A latency signal generating method and a corresponding semiconductor memory device, among other things, are disclosed. Such a method includes: receiving a clock signal for the semiconductor memory device; receiving a mode characterization signal; providing the DQS; and adapting the duration of a preamble state of the DQS according to the mode characterization signal to promote conformance of a strobe state of the DQS with the clock signal. | 10-28-2010 |
20100284231 | Memory system, memory device, and output data strobe signal generating method - An output data strobe signal generating method and a memory system that includes a plurality of semiconductor memory devices, and a memory controller for controlling the semiconductor memory devices, wherein the memory controller provides a command signal and a chip selecting signal to the semiconductor memory devices. One or more of the semiconductor memory devices may detect a read command and a dummy read command in response to the command signal and the chip selecting signal and generate one or more preamble signals based on a calculated preamble cycle number. | 11-11-2010 |
20110242916 | ON-DIE TERMINATION CIRCUIT, DATA OUTPUT BUFFER AND SEMICONDUCTOR MEMORY DEVICE - An on-die termination circuit includes a termination resistor unit connected to an external pin, and a termination control unit connected to the termination resistor unit. The termination resistor unit provides termination impedance to a transmission line connected to the external pin. The termination control unit varies the termination impedance in response to a plurality of bits of strength code associated with a data rate. | 10-06-2011 |
20140019833 | MEMORY SYSTEM AND METHOD - A memory system includes a memory controller and a memory device. The memory device exchanges data through a first channel with the memory controller, exchanges a first cyclic redundancy check (CRC) code associated with the data through a second channel with the memory controller, and receives a command/address packet including a second CRC code associated with a command/address from the memory controller through a third channel. | 01-16-2014 |