Kojima, Kawasaki-Shi
Ayahito Kojima, Kawasaki-Shi JP
Patent application number | Description | Published |
---|---|---|
20150096233 | OPENING CONTROL DEVICE IN A VEHICLE DOOR - In an opening control device in a vehicle door, in order to stop the door at a desired position, a control unit stops power supply to a motor, and a short circuit is made in an electric circuit between a first terminal and a second terminal of the motor. In the electric circuit, there is formed a regenerative brake circuit in which regenerative braking can be applied to rotation of the motor. When the door is positioned within a fully-open-position-adjacent range that is adjacent to a fully-open position of the door, regenerative braking is applied to normal rotation of the motor for opening the door and is not applied to reverse rotation of the motor for closing the door. | 04-09-2015 |
Kazumi Kojima, Kawasaki-Shi JP
Patent application number | Description | Published |
---|---|---|
20130111454 | TECHNIQUE FOR UPDATING PROGRAM BEING EXECUTED | 05-02-2013 |
Masaya Kojima, Kawasaki-Shi JP
Patent application number | Description | Published |
---|---|---|
20140300187 | POWER SUPPLY SYSTEM, DISTRIBUTED POWER SOURCE SYSTEM, MANAGEMENT APPARATUS, AND POWER SUPPLY CONTROL METHOD - A power supply system comprises a plurality of distributed power source systems capable of supplying powers to loads | 10-09-2014 |
Yoshihisa Kojima, Kawasaki-Shi JP
Patent application number | Description | Published |
---|---|---|
20150067236 | MEMORY SYSTEM - According to one embodiment, the memory controller outputs a first command, then outputs N pieces of second commands to first and second memory chips, and reads out the read data from the first and second memory chips. First time is for reading out the read data from a memory cell array to a buffer, and second time is for transferring data of the one-Nth of the read data from the buffer to the memory controller. The memory controller outputs the first command, then outputs M pieces of the second commands to the first memory, then outputs a first command to the second memory chip, and then outputs (N−M) pieces of the second commands to the first memory chip. A relationship of (N−M−1)×(second time)03-05-2015 | |
20150067276 | MEMORY SYSTEM AND CONTROLLER - According to one embodiment, according to one embodiment, a memory system includes a first memory, a second memory, an interface, a managing unit, and a control unit. The second memory stores data read out from the first memory. The interface receives a read command. The managing unit manages a corresponding relationship of a first address included in the read command and a second address. The second address is an address indicating a position in the first memory where data designated by the first address is stored. The control unit acquires a plurality of second addresses corresponding to a sequential first address range including the first address in a case where the read command is received, and determine an amount of data to be read out from the first memory to the second memory based on whether the plurality of second addresses is sequential or not. | 03-05-2015 |
20150074332 | MEMORY CONTROLLER AND MEMORY SYSTEM - A memory controller that reads data from nonvolatile memory according to an embodiment of the present invention includes: first and second ports that receive commands; a thread executing unit that executes a first thread that is a set of processes based on the command received by the first port, and a second thread that is a set of processes based on the command received by the second port; a buffer; and a buffer managing unit that manages a first buffer area to be allotted to the first thread and a second buffer area to be allotted to the second thread, wherein the thread executing unit stores read data in the first buffer area upon executing the first thread, and stores read data in the second buffer area upon executing the second thread, and the buffer managing unit dynamically allots regions in the buffer to the first and second buffer areas. | 03-12-2015 |
20150074336 | MEMORY SYSTEM, CONTROLLER AND METHOD OF CONTROLLING MEMORY SYSTEM - According to one embodiment, a log information generating unit generates log information that write logs are collected for each of data of a predetermined size, wherein the write log includes a change in a physical address relative to a logical address before and after writing to a write target by an atomic write process, and a process identifier that identifies the atomic write process. In a case where an interruption occurs in the atomic write process, and a memory system recovers from the interruption, a restoration processing unit extracts a first process identifier of the interrupted atomic write process, and restores address conversion information to a state before the atomic write process by using the write logs having the first process identifier. | 03-12-2015 |
Yoshinori Kojima, Kawasaki-Shi JP
Patent application number | Description | Published |
---|---|---|
20090040282 | LIQUID STORAGE CONTAINER AND LIQUID EJECTION RECORDING APPARATUS HAVING THE CONTAINER MOUNTED THEREON - A reliable ink cartridge that reduce printing nonconformity even during high speed inkjet-recording with multiple nozzles by alleviating rapid external impact applied from the outside of the ink cartridge. Within a casing of an ink cartridge, a flexible bag forming an ink reservoir is accommodated. Between the surface of the flexible bag where a sheet member is bonded and a wall surface of the casing, a stress damping chamber is provided. The stress damping chamber communicates with the atmosphere outside the ink cartridge via an orifice formed on a wall surface of the casing. | 02-12-2009 |
Yuji Kojima, Kawasaki-Shi JP
Patent application number | Description | Published |
---|---|---|
20130242843 | WIRELESS COMMUNICATION SYSTEM, BASE STATION, AND TERMINAL - A wireless communication system including: a terminal, and a base station that forwards a traffic flow to the terminal, wherein the terminal includes a plurality of first wireless interfaces, and a first processor that selects a first wireless interface from among the plurality of first wireless interfaces, the first wireless interface from which to transmit a response packet in response to a multicast packet or broadcast packet, based on first information indicating the operational states of the plurality of first wireless interfaces, and the preferability of link aggregation on the traffic flow that follows the response packet. | 09-19-2013 |
Yuta Kojima, Kawasaki-Shi JP
Patent application number | Description | Published |
---|---|---|
20130247047 | RECORDING MEDIUM HAVING VIRTUAL MACHINE MANAGING PROGRAM RECORDED THEREIN AND MANAGING SERVER DEVICE - A virtual machine managing program manages plural physical machines and makes a computer device execute processing through virtual machines developed on each physical machine. Virtual machines are assigned to physical machines on the basis of CPU usage rate and temperature, and are moved among the physical machines as needed, to maintain acceptable operating conditions. | 09-19-2013 |