Ko, Bucheon-Si
Chang Hong Ko, Bucheon-Si KR
Patent application number | Description | Published |
---|---|---|
20120259058 | Thermoplastic Resin Composition Comprising a Phosphorus-Containing Compound in the Form of Polymer, Plastic Molded Article Molded From the Composition, and Method for Preparing a Phosphorus-Containing Compound in the Form of Polymer - The present invention provides a thermoplastic resin composition that can have excellent flame retardancy comprising about 100 parts by weight of a base resin including about 30 to about 100% by weight of a polycarbonate-based resin (A); and about 0.1 to about 40 parts by weight of a phosphorus-containing compound in the form of polymer (C). The thermoplastic resin composition can have excellent flame retardancy, can exhibit a balance of properties such as impact strength, heat resistance, flowability, and the like, and can be environment-friendly. | 10-11-2012 |
Gyung-Hyun Ko, Bucheon-Si KR
Patent application number | Description | Published |
---|---|---|
20090308638 | FLEXIBLE PRINTED CIRCUIT BOARD, METHOD OF FABRICATING THE FLEXIBLE PRINTED CIRCUIT BOARD, AND DISPLAY DEVICE HAVING THE FLEXIBLE PRINTED CIRCUIT BOARD - Provided are a flexible printed circuit board (PCB), which can contribute to the reduction of damage to wiring layers and wiring defects regardless of a decrease in the width of wiring layers and can thus contribute to the miniaturization of various products, a method of fabricating the flexible PCB, and a display device having the flexible PCB. The flexible PCB includes a base film, one or more first pad patterns formed on the base film, one or more second pad patterns formed on the base film and connected to the one or more first pad patterns, a cover film formed on the one or more first pad patterns and the base film and exposing the one or more second patterns, and a plurality of expanded portions corresponding to the boundaries between the one or more first pad patterns and the one or more second pad patterns and having a greater width than the one or more first pad patterns and the one or more second pad patterns. | 12-17-2009 |
Hea Sun Ko, Bucheon-Si KR
Patent application number | Description | Published |
---|---|---|
20120173411 | MANAGEMENT METHOD OF ARTICLE - An article management method is provided to minimize exposure of personal information, enable traceback in the event of non ownership and allow management and processing by means of setting up/lifting restrictions on an article and/or a terminal only in case of real ownership, thereby preventing additional accidents and having an autonomous management function. The article management method uses a system including: a server that stores not only an intrinsic article code for an article but also an intrinsic terminal code for an article owner's terminal; and a terminal that connects to the server based on the terminal code. The article management method comprises: an ownership registration step of registering the terminal code to the server as a registration terminal code by matching the terminal code with the article code, upon request from the terminal for registration of the article code; a restriction setup step of setting up restrictions on at least one of the article code and the terminal code when preset conditions for the restriction setup are met; a restriction lifting step of lifting the restrictions on at least one of the article code and the terminal code when preset conditions for the restriction lifting are met; and a management and processing step of enabling management and processing depending on whether the restriction is set up for at least one of the article code and the terminal code when preset management and processing are performed for at least one of the article code and the terminal code, upon request from the terminal for management and processing. | 07-05-2012 |
Hee-Jin Ko, Bucheon-Si KR
Patent application number | Description | Published |
---|---|---|
20160098154 | DISPLAY APPARATUS AND CONTROL METHOD THEREOF - A display apparatus includes: an inputter configured to receive a touch input of a user; a display configured to display a screen of a plurality of screens, wherein each screen corresponds to a depth according to a hierarchical structure; and a controller configured to, in response to a pinch gesture being received through the inputter, control the display to convert a currently displayed screen into a screen corresponding to a higher depth or a lower depth according to the pinch gesture. Accordingly, the display apparatus converts into a specific screen from among a plurality of screens having a hierarchical structure more intuitively, so that conversion to a specific screen can be achieved more easily and more rapidly. | 04-07-2016 |
Hyung Gyu Ko, Bucheon-Si KR
Patent application number | Description | Published |
---|---|---|
20130234499 | TORSION BEAM AXLE HAVING RING MEMBER FRICTION-WELDED TO TRAILING ARM - The present invention relates to a torsion beam axle comprising a torsion beam whose both end parts have a circular cross section and a pair of trailing arms which are integrally coupled to the both end parts of the torsion beam, wherein the trailing arm is formed with a circular joining surface which has at least a predetermined width in a radial direction to correspond to the end part of the torsion beam, and the torsion beam axle further comprises a ring member having axially one end surface which is correspondingly contacted to the circular joining surface and coupled thereto by friction welding, and the other end surface which is correspondingly contacted to the end part of the torsion beam and welded thereto. Therefore, an enhanced coupling force between the trailing arm and the torsion beam which are of different materials therebetween can be maintained. | 09-12-2013 |
Jae Gan Ko, Bucheon-Si KR
Patent application number | Description | Published |
---|---|---|
20080272818 | VOLTAGE-CONTROLLED OSCILLATOR GENERATING OUTPUT SIGNAL FINELY TUNABLE IN WIDE FREQUENCY RANGE AND VARIABLE DELAY CIRCUITS INCLUDED THEREIN - A voltage-controlled oscillator includes a plurality of variable delay circuits, wherein a first differential output signal of an adjacent previous stage is provided as a first differential input signal and a second differential output signal of a second previous stage is provided as a second differential input signal. Each variable delay circuit includes a loading circuit including first and second loading units, a first input circuit including first and second input transistors gated by the first differential input signal, a second input circuit including third and fourth input transistors gated by the second differential input signal, first and second current sources connected between a first common node and a second power source and in electrical parallel with each other, and third and fourth current sources connected between a second common node and the second power source and in electrical parallel with each other. | 11-06-2008 |
20090051708 | ACTIVE DISPLAY DEVICE AND MIXING TYPE PIXEL DRIVING METHOD IN ACTIVE DISPLAY DEVICE - A mixing type pixel driving method in an active display device includes generating a digital data for a selected pixel, first driving the selected pixel to be illuminated with a first illumination intensity, and second driving the selected pixel to be illuminated with a second illumination intensity in a second illumination interval. A relative ratio of the second illumination intensity to the first illumination intensity is changed according to the value of the digital data. The number of the converted bits by DAC is reduced. Therefore, the less bit DAC is adaptable for the mixing type pixel driving method and the layout area and the consumption current can be decreased. | 02-26-2009 |
20090092212 | CLOCK EMBEDDED DIFFERENTIAL DATA RECEIVING SYSTEM FOR TERNARY LINES DIFFERENTIAL SIGNALING - A clock embedded differential data receiving system for ternary lines differential signaling. The clock embedded differential data receiving system includes a monitoring portion which monitors voltage levels of first, second and third transfer signals to generate a clock signal, a first pre-data and a second pre-data, a data generating portion which detects the first pre-data and the second pre-data in response to a sampling control signal, and generates an output data group with decoding of the first pre-data and the second pre-data, and a timing controller to delay the transition time point of the clock signal with a delay phase which generates the sampling control signal. | 04-09-2009 |
Kwang-Hun Ko, Bucheon-Si KR
Patent application number | Description | Published |
---|---|---|
20130038192 | Damper, Opening/Closing Apparatus and Financial Device Using the Same - Disclosed is a damper and an opening/closing apparatus and a financial device using the same. The damper has first and second bodies mounted on fixed and rotatable objects, respectively, to perform a damping action during an end of the rotation range of opening/closing the rotatable object, abrupt operation of which is thus prevented. The first body has a damping space filled with a damping material and fixed and movable friction plates are installed in the damping space so that the movable friction plate rotates together with a rotation center shaft in a specific range. First and second interlock surfaces are positioned on opposite sides of the rotation center shaft, and first and second interlock stages are formed at a predetermined angle on both stages of the inner surface of a shaft through-hole of the movable friction plate so as to selectively contact the interlock surfaces, respectively. | 02-14-2013 |
Kwang-Young Ko, Bucheon-Si KR
Patent application number | Description | Published |
---|---|---|
20090026536 | TRENCH GATE SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME - A trench gate semiconductor device and a method for fabricating the same, which are capable of securing a sufficient margin for a photo process while achieving an enhancement in gate-source leakage characteristics, are disclosed. Embodiments relate to a method for fabricating a trench gate semiconductor device including forming a trench in an upper surface of an epitaxial layer formed over a semiconductor substrate. N type impurity ions may be implanted into a bottom surface of the trench, to form a diffusion layer. To form a well, P-type impurity ions may be implanted into a region beneath the diffusion layer. To form an oxide film buffer, the trench may be filled with an oxide. To form a gate trench, the resulting structure obtained after the filling of the oxide may be etched from the oxide film buffer to the epitaxial layer, in a region where a gate will be formed. NPN junctions may be formed beneath the oxide film buffer at opposite sides of the gate poly. Poly plugs may be formed to electrically connect P type portions of the NPN junctions to upper metal electrodes by filling the source trenches with polysilicon. The upper metal electrodes may be formed over the gate poly and over the poly plugs. | 01-29-2009 |
20090209073 | Gate Structure in a Trench Region of a Semiconductor Device and Method for Manufacturing the Same - Disclosed are a gate structure in a trench region of a semiconductor device and a method for manufacturing the same. The semiconductor device includes a pair of drift regions formed in a semiconductor substrate; a trench region formed between the pair of drift regions; an oxide layer spacer on sidewalls of the trench region; a gate formed in the trench region; and a source and a drain formed in the pair of the drift regions, respectively. | 08-20-2009 |
20090278205 | High Voltage BICMOS Device and Method for Manufacturing the Same - A high voltage BICMOS device and a method for manufacturing the same, which may improve the reliability of the device by securing a distance between adjacent DUF regions, are provided. The high voltage BICMOS device includes: a reverse diffusion under field (DUF) region formed by patterning a predetermined region of a semiconductor substrate; a diffusion under field (DUF) region formed in the substrate adjacent to the reverse DUF region; a spacer formed at a sidewall of the reverse DUF region; an epitaxial layer formed on an entire surface of the substrate; and a well region formed in contact with the DUF region. | 11-12-2009 |
20100025751 | SEMICONDUCTOR MEMORY DEVICE AND METHOD OF FABRICATING THE SAME - A semiconductor memory device and a method of fabricating the same which is suitable for fabrication of a non-volatile memory, such as an EEPROM, using a polysilicon-insulator-polysilicon (PIP) process. The semiconductor memory device includes isolation layers defining a tunneling region and a read transistor region of a semiconductor substrate, a lower polysilicon film formed on and/or over the tunneling region and the read transistor region, a dielectric film formed on and/or over the lower polysilicon film in the tunneling region, and an upper polysilicon film formed on and/or over the dielectric film. | 02-04-2010 |
20100084700 | EEPROM and Method for Manufacturing EEPROM - An electrically erasable programmable read only memory (EEPROM) is disclosed. The EEPROM includes a tunneling region in a semiconductor substrate, a control gate region in the semiconductor substrate and separated from the tunneling region by a device isolating layer, a tunnel oxide layer in a trench in the semiconductor substrate between the tunneling region and the control gate region, and a polysilicon layer on the tunnel oxide layer. | 04-08-2010 |
20100127321 | Semiconductor and Manufacturing Method for the Same - A semiconductor device and a manufacturing method for the same are disclosed. The semiconductor device includes a gate pattern formed at an upper part of the semiconductor substrate to overlap one side of a drift region, and a shallow oxide region disposed adjacent to the gate pattern, having a shallower depth than a plurality of device isolation layers. | 05-27-2010 |
20100140699 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME - A semiconductor device includes a logic device and a LDMOS device. The logic device including a first well of a first conductive type formed in the substrate, a first source region and a first drain region formed in the first well, and a first gate electrode formed over the first well. The LDMOS device including a deep well of the first conductive type formed in a second substrate, a body region of a second conductive type and a second well of a first conductive type formed in the deep well, a second source region formed in the body region, a second drain region formed in the second well, a second gate electrode formed over the second substrate, and an impurity layer of the first conductive type formed in the second substrate under the second gate electrode. | 06-10-2010 |
Min Gu Ko, Bucheon-Si KR
Patent application number | Description | Published |
---|---|---|
20090236687 | Fuse of Semiconductor Device and Method for Forming the Same - A method for forming a fuse of a semiconductor device includes performing an ion-implanting process at sides of a fuse blowing region of a metal fuse, thereby increasing the concentration of impurity ions of a thermal transmission path region. In a subsequent laser blowing process, as a result of the increased resistance of metal fuse the electric and thermal conductivity is reduced, thereby increasing the thermal condensation efficiency of the fuse blowing region and improving the efficiency of the laser blowing process. | 09-24-2009 |
20110291230 | Fuse of a Semiconductor Device - A method for forming a fuse of a semiconductor device includes performing an ion-implanting process at sides of a fuse blowing region of a metal fuse, thereby increasing the concentration of impurity ions of a thermal transmission path region. In a subsequent laser blowing process, as a result of the increased resistance of metal fuse the electric and thermal conductivity is reduced, thereby increasing the thermal condensation efficiency of the fuse blowing region and improving the efficiency of the laser blowing process. | 12-01-2011 |
Seok Yong Ko, Bucheon-Si KR
Seung-Tae Ko, Bucheon-Si KR
Patent application number | Description | Published |
---|---|---|
20160043470 | Antenna Device - According to various embodiments, an antenna device may include: a board unit; a power feeding unit provided in the board unit; and radiation units connected to the power feeding unit to be fed with a power feeding signal. The radiation units may be provided to face each other within a width of the board unit along a periphery of the board unit. The device as described above may be implemented more variously according to embodiments. | 02-11-2016 |
20160087348 | ANTENNA DEVICE AND METHOD FOR OPERATION OF THE SAME - Provided are an antenna device and a method for operating the antenna device. The antenna device includes a horizontal polarization antenna implemented on a first layer in a multi-layer circuit board and a vertical polarization antenna implemented on a plurality of second layers that are different from the first layer in the multi-layer circuit board, in which the horizontal polarization antenna and the vertical polarization antenna are stacked spaced apart from each other at an edge of a side of the multi-layer circuit board. The antenna device and the method for operating the antenna device may be implemented variously according to embodiments. | 03-24-2016 |
20160093939 | Antenna Device - According to an embodiment of the present disclosure, an antenna device implemented in a display device may comprise a dielectric layer provided in the display device, an antenna area disposed in a surface of the dielectric layer provided in a transparent area of the display device and having at least one or more antenna patterns transmitting or receiving an electromagnetic wave through a plurality of conductive grids, a power feeding area provided in at least one of the transparent area and an opaque area of the display device and having a power feeding pattern providing a signal current to the antenna pattern through the plurality of conductive grids, and a transmission line portion connecting a substrate portion provided in the display device with the power feeding pattern. Further, the antenna device according to the present disclosure may also be implemented in other various embodiments. | 03-31-2016 |
Soo-Min Ko, Bucheon-Si KR
Patent application number | Description | Published |
---|---|---|
20090241002 | Method and apparatus for selecting retransmission mode in a mimo communication system - A method and apparatus for selecting a retransmission mode in a MIMO communication system are provided wherein a receiver receives m initial transmission streams from a transmitter, m being an integer of 2 or larger, channel-decodes the m initial transmission streams and checking errors in the m channel-decoded streams, selects, if at least two channel-decoded streams have errors among the m channel-decoded streams, a retransmission mode to be used for the at least two streams having errors in the transmitter, and transmits information including the selected retransmission mode to the transmitter. | 09-24-2009 |
Sung-Suk Ko, Bucheon-Si KR
Patent application number | Description | Published |
---|---|---|
20150361910 | INTELLIGENT IDLE STOP AND GO CONTROL DEVICE AND METHOD THEREOF - An intelligent ISG control device of a vehicle includes a signal detection unit configured to detect a plurality of signals of including a signal indicating a voltage or a state of charge of a battery, a signal indicating an engine RPM, a signal indicating a coolant temperature, a signal indicating an engine oil temperature of an engine, a signal indicating a vehicle speed, a signal indicating a phase or variation in phase of an accelerator pedal, a signal indicating manipulation of a brake pedal, a signal indicating a steering angle or operation of a power steering, and a signal indicating a brake booster pressure, and an ISG control unit configured to determine whether an engine stop condition or an engine stop release condition is satisfied based on at least one signal of the plurality of signals. | 12-17-2015 |
Yoon Hwa Ko, Bucheon-Si KR
Patent application number | Description | Published |
---|---|---|
20090213217 | SECURITY CAMERA CAPABLE OF PREVENTING SPIDERS - A security camera capable of preventing spiders by generating frequencies that pest or spiders detest, includes a key input part for inputting and setting condition of temperature and humidity and controlling ON/OFF operation, an ultrasonic wave generating part for generating ultrasonic waves and outputting the same via speakers, a humidity detecting part for controlling signals transmitted from a humidity sensor, a temperature detecting part for controlling signals transmitted from a temperature sensor, and a display part for displaying the generation of the ultrasonic waves, wherein a microprocessor drives the ultrasonic wave generating part to output the ultrasonic waves in the frequencies of 20,000˜50,000 Hz as the humidity detecting part and the temperature detecting part reach the set values thereof, thereby preventing spiders' webs around the security camera and obtaining clear images for a monitoring section. | 08-27-2009 |