# Jinjun Xiong, White Plains US

## Jinjun Xiong, White Plains, NY US

Patent application number | Description | Published |
---|---|---|

20080250370 | REPRESENTING AND PROPAGATING A VARIATIONAL VOLTAGE WAVEFORM IN STATISTICAL STATIC TIMING ANALYSIS OF DIGITAL CIRCUITS - An approach that represents and propagates a variational voltage waveform in statistical static timing analysis of digital circuits is described. In one embodiment, there is a statistical static timing analysis tool for analyzing digital circuit designs. The statistical static timing analysis tool includes a variational waveform modeling component that is configured to generate a variational waveform model that approximate arbitrary waveform transformations of waveforms at nodes of a digital circuit. The variational waveform model transforms a nominal waveform into a perturbed waveform in accordance with a plurality of waveform transformation operators that account for variations that occur between the nominal waveform and the perturbed waveform. A variational waveform propagating component is configured to propagate variational waveforms through a timing arc from at least one input to at least one output of the digital circuit in accordance with the variational waveform model. | 10-09-2008 |

20080270953 | IC CHIP AT-FUNCTIONAL-SPEED TESTING WITH PROCESS COVERAGE EVALUATION - Methods, systems and program products for evaluating an IC chip are disclosed. In one embodiment, the method includes running a statistical static timing analysis (SSTA) of a full IC chip design; creating at-functional-speed test (AFST) robust paths for an IC chip, the created robust paths representing a non-comprehensive list of AFST robust paths for the IC chip; and re-running the SSTA with the SSTA delay model setup based on the created robust paths. A process coverage is calculated for evaluation from the SSTA runnings; and a particular IC chip is evaluated based on the process coverage. | 10-30-2008 |

20090100393 | METHOD AND APPARATUS FOR INCREMENTALLY COMPUTING CRITICALITY AND YIELD GRADIENT - In one embodiment, the invention is a method and apparatus for incrementally computing criticality and yield gradient. One embodiment of a method for computing a diagnostic metric for a circuit includes modeling the circuit as a timing graph, determining a chip slack for the circuit, determining a slack of at least one diagnostic entity, and computing a diagnostic metric relating to the diagnostic entity(ies) from the chip slack and the slack of the diagnostic entity(ies). | 04-16-2009 |

20090150844 | CRITICAL PATH SELECTION FOR AT-SPEED TEST - A method of critical path selection provides a set of paths that initially contains no paths. A timing tool is used to identify potential critical paths of an integrated circuit design. Each potential critical path is evaluated and the potential critical path is added to the set of paths if logic devices within the potential critical path are shared by less than a predetermined number of critical paths within the set of paths. This evaluating and adding process is repeated for each of the potential critical paths until all of the potential critical paths have been evaluated. Then, the potential critical paths within the set of paths can be output. | 06-11-2009 |

20090271751 | METHOD AND APPARATUS FOR STATISTICAL PATH SELECTION FOR AT-SPEED TESTING - In one embodiment, the invention is a method and apparatus for statistical path selection for at-speed testing. One embodiment of a method for selecting a path of an integrated circuit chip for at-speed testing includes computing a process coverage metric for a plurality of paths in the integrated circuit chip and selecting at least one path that maximizes the process coverage metric. | 10-29-2009 |

20100088658 | METHOD AND APPARATUS FOR EFFICIENT INCREMENTAL STATISTICAL TIMING ANALYSIS AND OPTIMIZATION - In one embodiment, the invention is a method and apparatus for efficient incremental statistical timing analysis and optimization. One embodiment of a method for determining an incremental extrema of n random variables, given a change to at least one of the n random variables, includes obtaining the n random variables, obtaining a first extrema for the n random variables, where the first extrema is an extrema computed prior to the change to the at least one of the n random variables, removing the at least one of the n random variables to form an (n−1) subset, computing a second extrema for the (n−1) subset in accordance with the first extrema and the at least one of the n random variables, and outputting a new extrema of the n random variables incrementally based on the extrema of the (n−1) subset and the at least one of the n random variables that changed. | 04-08-2010 |

20100162064 | METHOD AND APPARATUS FOR COVERING A MULTILAYER PROCESS SPACE DURING AT-SPEED TESTING - In one embodiment, the invention is a method and apparatus covering a multilayer process space during at-speed testing. One embodiment of a method for selecting a set of paths with which to test a process space includes determining a number N of paths to be included in the set of paths such that at least number M of paths in N for which testing of the process space will fail, computing a metric that substantially ensures that the set of paths satisfies the requirements of N and M, and outputting the metric for use in selecting the set of paths. | 06-24-2010 |

20100287432 | METHOD AND APPARATUS FOR GENERATING TEST PATTERNS FOR USE IN AT-SPEED TESTING - In one embodiment, the invention is a method and apparatus generating test patterns for use in at-speed testing. One embodiment of a method for use by a general purpose computing device that is configured to generate a set of test patterns with which to test an integrated circuit chip includes receiving, by an input device of the general purpose computing device, statistical timing information relating to the integrated circuit chip and a logic circuit of the integrated circuit chip and generating, by a processor of the general purpose computing device, the set of test patterns in accordance with the statistical timing information while simultaneously selecting a set of paths on which to test the set of test patterns. | 11-11-2010 |

20110106483 | METHOD AND APPARATUS FOR SELECTING PATHS FOR USE IN AT-SPEED TESTING - In one embodiment, the invention is a method and apparatus for selecting paths for use in at-speed testing. One embodiment of a method for selecting a set of n paths with which to test an integrated circuit chip includes: organizing the set of n paths into a plurality of sub-sets, receiving a new candidate path, and adding the new candidate path to one of the sub-sets when the new candidate path improves the process coverage metric of the sub-sets. | 05-05-2011 |

20110191055 | METHOD AND APPARATUS FOR SELECTING VOLTAGE AND FREQUENCY LEVELS FOR USE IN AT-SPEED TESTING - In one embodiment, the invention is a method and apparatus for selecting voltage and frequency levels for use in at-speed testing. One embodiment of a method for selecting a set of test conditions with which to test an integrated circuit chip includes formulating a statistical optimization problem and obtaining a solution to the statistical optimization problem, where the solution is the set of test conditions. | 08-04-2011 |

20120010837 | Design-Dependent Integrated Circuit Disposition - A method of integrated circuit (IC) disposition includes the steps of determining one or more disposition criteria based at least in part on statistical timing of a given IC design; and determining whether a given IC according to the given IC design satisfies the one or more disposition criteria based at least in part on one or more measurements of at least one test structure. | 01-12-2012 |

20120124535 | Optimal Chip Acceptance Criterion and its Applications - At least one target metric is identified for an integrated circuit chip design for which manufacturing chip testing is to be optimized. At least one surrogate metric is also identified for the integrated circuit chip design for which manufacturing chip testing is to be optimized. A relationship between the at least one target metric and the at least one surrogate metric is modeled using a general joint probability density function. A chip disposition criterion is determined based on the general joint probability density function. The chip disposition criterion determines, for a given physical chip putatively manufactured in accordance with the design, based on the at least one surrogate metric for the given physical chip, whether the given physical chip is to be accepted or discarded during the manufacturing chip testing. | 05-17-2012 |

20120130669 | VARIATION AWARE TESTING OF SMALL RANDOM DELAY DEFECTS - In one embodiment, the invention is a method and apparatus for variation aware testing of small random delay defects. One embodiment of a method for selecting a set of paths with which to test an integrated circuit chip includes computing a metric that considers the joint impact of parametric process variation delay defects and single random delay defects and selecting the set of paths such that the value of the metric is at least as great as a target value. | 05-24-2012 |

20120191401 | METHOD AND APPARATUS FOR GENERATING TEST PATTERNS FOR USE IN AT-SPEED TESTING - In one embodiment, the invention is a method and apparatus generating test patterns for use in at-speed testing. One embodiment of a method for use by a general purpose computing device that is configured to generate a set of test patterns with which to test an integrated circuit chip includes receiving, by an input device of the general purpose computing device, statistical timing information relating to the integrated circuit chip and a logic circuit of the integrated circuit chip and generating, by a processor of the general purpose computing device, the set of test patterns in accordance with the statistical timing information while simultaneously selecting a set of paths on which to test the set of test patterns. | 07-26-2012 |

20130014075 | DESIGN-DEPENDENT INTEGRATED CIRCUIT DISPOSITION - A method of integrated circuit (IC) disposition includes the steps of determining one or more disposition criteria based at least in part on statistical timing of a given IC design; and determining whether a given IC according to the given IC design satisfies the one or more disposition criteria based at least in part on one or more measurements of at least one test structure. | 01-10-2013 |

20130125073 | TEST PATH SELECTION AND TEST PROGRAM GENERATION FOR PERFORMANCE TESTING INTEGRATED CIRCUIT CHIPS - A method of test path selection and test program generation for performance testing integrated circuits. The method includes identifying clock domains having multiple data paths of an integrated circuit design having multiple clock domains; selecting, from the data paths, critical paths for each clock domain of the multiple clock domains; using a computer, for each clock domain of the multiple clock domain, selecting the sensitizable paths of the critical paths; for each clock domain of the multiple clock domain, selecting test paths from the sensitizable critical paths; and using a computer, creating a test program to performance test the test paths | 05-16-2013 |

20130125076 | DISPOSITION OF INTEGRATED CIRCUITS USING PERFORMANCE SORT RING OSCILLATOR AND PERFORMANCE PATH TESTING - A method and system for dispositioning integrated circuit chips. The method includes performing a performance path test on an integrated circuit chip having one or more clock domains, the performance path test based on applying test patterns to selected sensitizable data paths of the integrated circuit chip at different clock frequencies; and dispositioning the integrated circuit chip based on results of the performance path test. | 05-16-2013 |

20130283223 | ENABLING STATISTICAL TESTING USING DETERMINISTIC MULTI-CORNER TIMING ANALYSIS - In one embodiment, the invention is a method and apparatus for variation enabling statistical testing using deterministic multi-corner timing analysis. One embodiment of a method for obtaining statistical timing data for an integrated circuit chip includes obtaining deterministic multi-corner timing data for the integrated circuit chip and constructing the statistical timing data from the deterministic multi-corner timing data. | 10-24-2013 |

20140046466 | INTEGRATED CIRCUIT PRODUCT YIELD OPTIMIZATION USING THE RESULTS OF PERFORMANCE PATH TESTING - Disclosed are embodiments of a method, system and computer program product for optimizing integrated circuit product yield by re-centering the manufacturing line and, optionally, adjusting wafer-level chip dispositioning rules based on the results of post-manufacture (e.g., wafer-level or module-level) performance path testing. In the embodiments, a correlation is made between in-line parameter measurements and performance measurements acquired during the post-manufacture performance path testing. Then, based on this correlation, the manufacturing line can be re-centered. Optionally, an additional correlation is made between performance measurements acquired during wafer-level performance testing and performance measurements acquired particularly during module-level performance path testing and, based on this additional correlation, adjustments can be made to the wafer-level chip dispositioning rules to further minimize yield loss. | 02-13-2014 |

20140072125 | ACOUSTIC DIAGNOSIS AND CORRECTION SYSTEM - An acoustic monitoring system includes a portable acoustic detection device, a sound analysis device and a confidence level device. The portable acoustic detection device is capable of receiving sound at one or more locations near a sound-producing device. The sound analysis device receives the sound from the portable sound detection device, determines a diagnosis based on a comparison between the sound and pre-recorded sound data, and outputs the diagnosis to the portable acoustic detection device. The sound analysis device also determines a corrective action for inhibiting the sound, which is also output to the portable sound detection device. The confidence level device determines a confidence level of the diagnosis indicating a likelihood that the diagnosis is successfully diagnosed. | 03-13-2014 |

20140074435 | ACOUSTIC DIAGNOSIS AND CORRECTION SYSTEM - An acoustic monitoring system includes a portable acoustic detection device, a sound analysis device and a confidence level device. The portable acoustic detection device is capable of receiving sound at one or more locations near a sound-producing device. The sound analysis device receives the sound from the portable sound detection device, determines a diagnosis based on a comparison between the sound and pre-recorded sound data, and outputs the diagnosis to the portable acoustic detection device. The sound analysis device also determines a corrective action for inhibiting the sound, which is also output to the portable sound detection device. The confidence level device determines a confidence level of the diagnosis indicating a likelihood that the diagnosis is successfully diagnosed. | 03-13-2014 |

20140195995 | SYSTEMS AND METHODS FOR SINGLE CELL PRODUCT PATH DELAY ANALYSIS - Methods and systems for qualifying a single cell with product path delay analysis are provided. A method includes designing a product using a model from an initial test site. The method also includes creating performance path tests for one or more paths on the product. The method further includes measuring performance path parameters of the product. The method includes determining that the measured performance path parameters match predicted performance path parameters. | 07-10-2014 |

20140266041 | DISTRIBUTED CHARGING OF ELECTRICAL ASSETS - The present disclosure relates generally to the field of distributed charging of electrical assets. In various examples, distributed charging of electrical assets may be implemented in the form of systems, methods and/or algorithms. | 09-18-2014 |

20140277602 | INTERACTIVE ENERGY DEVICE FOR ENVIRONMENTAL STEWARDSHIP - A method, system and apparatus for operating an energy-using device are disclosed. Current data related to operation of the energy-using device is received at a remote device. An operating specification for the energy-using device is received at the remote device from a database. A recommended setting of the energy-using device is determined from the current data and the operating specification. The remote device communicates the recommended setting to the energy-using device. A control unit at the energy-using device receives the recommended setting and implements the recommended setting at the energy-using device. | 09-18-2014 |

20140277603 | INTERACTIVE ENERGY DEVICE FOR ENVIRONMENTAL STEWARDSHIP - A method, system and apparatus for operating an energy-using device are disclosed. Current data related to operation of the energy-using device is received at a remote device. An operating specification for the energy-using device is received at the remote device from a database. A recommended setting of the energy-using device is determined from the current data and the operating specification. The remote device communicates the recommended setting to the energy-using device. A control unit at the energy-using device receives the recommended setting and implements the recommended setting at the energy-using device. | 09-18-2014 |

20150033199 | SYSTEMS AND METHODS FOR SINGLE CELL PRODUCT PATH DELAY ANALYSIS - Methods and systems for qualifying a single cell with product path delay analysis are provided. A method includes designing a product using a model from an initial test site. The method also includes creating performance path tests for one or more paths on the product. The method further includes measuring performance path parameters of the product. The method includes determining that the measured performance path parameters match predicted performance path parameters. | 01-29-2015 |