Patent application number | Description | Published |
20090091490 | METHOD AND SYSTEM FOR RADAR TRACKING OF MOVING TARGET FROM MOVING STATION - A method and system is proposed for use by a moving station (such as a jetfighter) for radar tracking of a moving target (such as an air-to-air missile). The proposed method and system involves the use of a hybrid FSK/LFM (Frequency Shift Keying & Linear Frequency Modulation) scheme for acquiring a collection of raw radar data, a first Gaussian-noise filter array of one-stage linear Kalman filters for S/N-enhancement of the raw radar data, a trilateration module, and a second Gaussian-noise filter array of one-stage linear Kalman filters for S/N-enhancement of the trilateration-resulted radar data. These features allow the radar tracking of moving objects to be more fast and accurate. | 04-09-2009 |
20090102520 | DIRECT INJECTION-LOCKED FREQUENCY DIVIDER CIRCUIT WITH INDUCTIVE-COUPLING FEEDBACK ARCHITECTURE - A direct injection-locked frequency divider circuit with inductive-coupling feedback architecture is proposed, which is designed for integration to a high-frequency circuit system with a high operating frequency such as 24 GHz (gigahertz), for providing a frequency-dividing function. The proposed frequency divider circuit comprises an injection-locked oscillator (ILO) circuit module and a pair of buffer-stage circuits, wherein the ILO circuit module further includes a signal-injection circuit, a cross-coupled switching circuit, and a variable-capacitance tuning circuit. The proposed circuit architecture is characterized by the circuit arrangement of a direct-injection architecture and an inductive-coupling feedback architecture by coupling the inductive elements of the buffer-stage circuits to the inductive elements of the variable-capacitance tuning circuit in the ILO circuit module. These features allow the proposed frequency divider circuit to have higher operating frequency with wider frequency locking range, low power consumption, and small integrated circuit layout area. | 04-23-2009 |
20090102739 | DIELECTRIC RESONATOR ANTENNA WITH BENDING METALLIC PLANES - The present invention relates to a dielectric resonator antenna (DRA) with bending metallic planes. The ground plane of the dielectric resonator antenna is bent around the DRA to increase the half-power beam width (HPBW) and the gain on H-plane, moreover, to improve the pattern on E-plane. The ground plane of the invention is further bent in different angles to reshape the radiation pattern of the dielectric resonator antenna, and a well is carved in the dielectric resonator antenna to increase its radiation bandwidth. The invention can also be adjusted as WiMAX sectorial antenna. | 04-23-2009 |
20090109084 | Target detection device and its detection method - This invention relates to a target detection device and its detection method, comprising: a transmitting unit for transmitting a detecting pulse to detect target which then reflects the detecting pulse to generate a reflected pulse; a plurality of measuring units, located at different positions respectively which receive said reflected pulse and generates measured values of distance and measured values of velocity according to the reflected pulse received; a plurality of two-stage linear Kalman filters, corresponding to said plural measuring units respectively, each of said plural two-stage linear Kalman filters proceeds an operation according to the measured values produced by corresponding measuring unit so as to generate respectively the estimation values of distance, velocity and acceleration; an arithmetic unit connecting to said plural two-stage linear Kalman filters, which proceeds a triangulation operation according to said estimation values so as to generate distance component values, velocity component values and acceleration component values with respect to the target. | 04-30-2009 |
20090109157 | DOT-MATRIX DISPLAY REFRESH CHARGING/DISCHARGING CONTROL METHOD AND SYSTEM - A dot-matrix display data refresh charging/discharging control method and system is proposed, which is designed for integration to a dot-matrix display device for providing a data refresh charging/discharging control mechanism on the dot-matrix display device. The proposed method and system is characterized by the capability of prior to a data refresh action on each pixel, switching the pixel for connection to a voltage-neutralizing point for the purpose of neutralizing the current data voltage charge on the pixel to substantially approach zero voltage level; and subsequently during the data refresh action, charging a new data voltage into the pixel. This feature allows the operation of the dot-matrix display device to have faster speed and low power consumption. | 04-30-2009 |
20090112553 | DISPLAY DESIGN SYSTEM AND METHOD - An LCD display design system and method are disclosed. The method includes performing operations by a variety of operation modules after initial parameters are input and an operation type is selected, so as to generate operation results and transfer the operation results to an integration module; integrating the operation results by an integration module to generate a correspondence relation such as an operation window, a compare-table or an equation, and further transferring the operation results and the correspondence relation to an output module such that the output module can display performance variations of a variety of designs corresponding to the different initial parameters. Therefore, the present invention provides a user with a convenient way to obtain optimal design parameters for designing a display pixel circuit. | 04-30-2009 |
20090128244 | TRANSISTOR VOLTAGE CONTROLLED OSCILLATOR - A FET transistor voltage-controlled oscillator is provided that includes a crossed-coupled inductor capacitor tank (LC-Tank) transistor voltage-controlled circuit having a first transistor and a second transistor, as well as a transistor frequency multiplying circuit having a third transistor and a fourth transistor. In the design, the gate of the first transistor is connected to the drain of the second transistor, and the gate of the second transistor is connected to the drain of the first transistor. Then, the source of the third transistor is connected to the source of the first transistor, and the source of the fourth transistor is connected to the source of the second transistor. Last, the gate of the third transistor is connected to the gate of the fourth transistor, and the drain of the third transistor is connected to the drain of the fourth transistor. Therefore, the parasitic capacitance present in the first transistor and the parasitic capacitance present in the second transistor generate an effect similar to two capacitors connected in series, via the transistor frequency multiplying circuit. The effect reduces the total capacitance of the voltage-controlled oscillator, to increase the working frequency of the voltage-controlled circuit and allow a circuit having the voltage-controlled circuit to operate at a high frequency. | 05-21-2009 |
20090128434 | CIRCULARLY-POLARIZED DIELECTRIC RESONATOR ANTENNA - The present invention relates to a circularly-polarized dielectric resonator antenna (DRA). The antenna comprises a substrate, a Wilkinson power divider, a phase shifter, a ground plane and a dielectric resonator, wherein the phase shifter is connected to the Wilkinson power divider. Besides, the dielectric resonator is disposed on the ground plane, and includes a dielectric main body and a slot disposed above the substrate. Additionally, the antenna is adopted to increase the linear radiation bandwidth by utilizing the slot, and transceives a circularly-polarized electromagnetic wave by utilizing the Wilkinson power divider. Consequently, the circularly-polarized dielectric resonator antenna can be applied in the fields of satellite communication, Worldwide Interoperability for Microwave Access (WiMAX), and wireless communication. | 05-21-2009 |
20090140817 | TRANSISTOR VOLTAGE-CONTROLLED OSCILLATOR AND FREQUENCY SYTHESIZER HAVING THE SAME - A transistor voltage-controlled oscillator (VCO) and a frequency synthesizer having the transistor VCO are provided. The frequency synthesizer adopts a divide-by-five injection-locked frequency divider, which includes a five-stage inverter ring oscillating frequency dividing circuit for reducing the operating frequency of the oscillating signal from the VCO, thus decreasing power consumption due to counting operation of the frequency synthesizer. The transistor VCO includes three transistor switching capacitor sets connected in parallel to one another to form a parallel structure. The gates of the transistor switching capacitor sets are connected to respective operating voltage sources, so as to switch the status of the corresponding transistor switching capacitor set, which in turn adjusts the harmonic frequency generated by the VCO, thereby allowing the VCO to generate a corresponding operating frequency with enough bandwidth. | 06-04-2009 |
20090153403 | CIRCULARLY-POLARIZED DIELECTRIC RESONATOR ANTENNA - The present invention relates to a circularly-polarized dielectric resonator antenna (DRA). The antenna comprises a substrate, a Wilkinson power divider, a phase shifter, a ground plane and a dielectric resonator, wherein the phase shifter is connected to the Wilkinson power divider. Besides, the dielectric resonator is disposed on the ground plane, and includes a dielectric main body and a well disposed above the substrate. Additionally, the antenna is adopted to increase the linear radiation bandwidth by utilizing the well, and transceives a circularly-polarized electromagnetic wave by utilizing the Wilkinson power divider. Consequently, the circularly-polarized dielectric resonator antenna can be applied in the fields of satellite communication, Worldwide Interoperability for Microwave Access (WiMAX), and wireless communication. | 06-18-2009 |
20090184769 | NEGATIVE-FEEDBACK TYPE ULTRA-WIDEBAND SIGNAL AMPLIFICATION CIRCUIT - A negative-feedback type ultra-wideband signal amplification circuit is proposed, which is designed for integration to an ultra-wideband (UWB) signal processing circuit system for providing a low-noise amplification function to UWB signals. The proposed circuit architecture is characterized by the provision of a dual-step filter circuit on the input side, the provision of a resistive-type feedback circuit in the transistor-based amplification circuitry, and the provision of a common-source transistor-based amplification circuit on the output side. These features allow the proposed signal amplification circuit to have flat power gain, lower power consumption, low noise figure, and higher operational stability. | 07-23-2009 |
20090184774 | TRANSISTOR VOLTAGE-CONTROLLED OSCILLATOR - A transistor voltage-controlled oscillator includes a cross-coupled LC-tank transistor voltage-controlled oscillating circuit composed of two transistors, a capacitor set, and a first transformer inductor having a first inductor coil and a second inductor coil coupled to the first inductor coil; and a second transformer inductor having a third inductor coil and a fourth inductor coil coupled to the third inductor coil. The first transformer inductor and the second transformer inductor are both used as a coupling inductor for the cross-coupled LC-tank transistor voltage-controlled oscillating circuit. As a result, the inductor area of the transistor voltage-controlled oscillator is greatly reduced and the parasitic capacitance between the inductors and the silicon substrate is reduced accordingly such that the power consumption is greatly reduced and the quality factor of the inductor is increased. | 07-23-2009 |
20090184875 | DIELECTRIC RESONATOR ANTENNA (DRA) WITH A TRANSVERSE-RECTANGLE WELL - The present invention relates to a dielectric resonator antenna (DRA) with a transverse-rectangle well. The DRA comprising a substrate, a ground plane, a feed conductor, and a dielectric resonator. The resonator further includes a main body and a well penetrating the main body to enhance the electric field, to increase the radiation efficiency, to broaden the bandwidth, and to create new resonant mode. The DRA has the radiation pattern of broad beamwidth with vertical polarization. Accordingly, the invention can also be adjusted as WLAN 802.11a antenna. | 07-23-2009 |
20090189696 | LOW-NOISE AMPLIFIER - A low-noise amplifier is provided according to the present invention. The low-noise amplifier includes a first amplifier stage, a second amplifier stage, a third amplifier stage, an input matching network, inter-stage matching networks, and an output matching network. The impedance of the input matching network and the input impedance of the first amplifier stage are conjugate matched, thereby decreasing system power consumption and noise factor. The system gain is enhanced by cascading three stages of amplifiers. | 07-30-2009 |
20090189706 | INDUCTANCE-SWITCHABLE DUAL-BAND VOLTAGE CONTROLLED OSCILLATION CIRCUIT - An inductance-switchable dual-band voltage-controlled oscillation circuit is proposed, which is designed for integration to a high-frequency signal processing system, such as an ultra-wideband (UWB) circuit system, for providing a dual-band voltage-controlled oscillating signal generating function. The proposed voltage-controlled oscillation circuit is characterized by the use of a switchable inductance circuit architecture in lieu of a switchable capacitive circuit architecture for integration to a fixed-inductance circuit architecture to constitute a variable-inductance LC tuning circuit architecture that allows the provision of a dual-band oscillating signal generating function. Further, a current mirror circuit module is used to maintain the quality factor of the LC tuning circuit in both operating modes; a buffer-stage circuit architecture is used to achieve low power consumption, low phase noise, and broad tuning range. | 07-30-2009 |
20090189718 | TRANSISTOR SINGLE-POLE-SINGLE-THROW CIRCUIT DEVICE - A transistor single-pole-single-throw circuit device includes at least a transistor single-pole-single-throw circuit having a first transistor and a second transistor, and an inductor capacitor (LC) resonator having an inductor and a capacitor connected in series, allowing two ends of the LC resonator connected to the first source and the first drain of the first transistor, respectively. The transistor single-pole-single-throw circuit device adopts an LC resonator having an inductor and a capacitor connected in series to connect with the first source and the first drain of the first transistor. The inductor couples and resonates with a parasitic capacitance of the transistor, to reduce signal loss due to emerged parasitic capacitance when the conventional single-pole-single-throw circuit selects a switch transistor with a larger width. | 07-30-2009 |
20090267585 | CASCODE CURRENT MIRROR CIRCUIT, BANDGAP CIRCUIT, REFERENCE VOLTAGE CIRCUIT HAVING THE CASCODE CURRENT MIRROR CIRCUIT AND THE BANDGAP CIRCUIT, AND VOLTAGE STABILIZING/REGULATING CIRCUIT HAVING THE REFERENCE VOLTAGE CIRCUIT - A cascode current mirror circuit and a bandgap circuit are provided. The circuits are used together and function as a reference voltage circuit. The reference voltage circuit outputs a reference current resistant to temperature variation and ripple-voltage. Accordingly, a voltage stabilizing/regulating circuit corrects error voltage precisely and promptly, and the resultant voltage is temperature insensitive and ripple-voltage-independent. | 10-29-2009 |
20090267690 | SIGNAL MODULATION DEVICE AND SIGNAL AMPLIFIER COOPERATIVE THEREWITH - A signal modulation device and a signal amplifier cooperative therewith. The signal modulation device includes a local oscillation signal source, a baseband signal source, a first NMOS transistor, and a second NMOS transistor, wherein the first and second NMOS transistors are coupled with the baseband signal source and form a circuit architecture of a Gilbert-cell based differential pair to be directly switched by a differential baseband signal, and a high-frequency signal from the local oscillation signal source is controlled by the baseband signal so as to generate an amplitude-modulation high-frequency signal at an output end. The single-stage signal power amplifier amplifies the amplitude-modulation signal from the preceding circuit so as to increase the magnitude of signals transmitted and simplify the preceding digital/analog signal conversion circuit in a conventional amplitude-modulation circuit. | 10-29-2009 |
20090267738 | SIGNAL CONVERSION DEVICE, RADIO FREQUENCY IDENTIFICATION (RFID) TAG, AND METHOD FOR OPERATING THE RFID TAG - A signal conversion device, a radio frequency identification (RFID) tag, and a method for operating the RFID tag. The RFID tag has an electrically erasable programmable read-only memory module for storing RFID tag information and transmitting the RFID tag information; an information comparison module coupled to the electrically erasable programmable for receiving the RFID tag information and demodulation information, comparing the RFID tag information with the demodulation information, and generating a driving signal; and a pulse oscillation module coupled to the information comparison module for receiving the driving signal, and transmitting pulse oscillating signals to the electrically erasable programmable read-only memory module, so as to allow the electrically erasable programmable read-only memory module to transmit the RFID tag information. | 10-29-2009 |
20090268497 | FULL-WAVE RECTIFYING DEVICE - A full-wave rectifying device includes a first rectification module and a second rectification module. The first rectification module includes one or a plurality of first rectification units. The second rectification module includes one or a plurality of second rectification units. In each of a plurality of transistors, the substrate is connected to the source so as to reduce the body effect of the rectifying circuit efficiently and enable generation of a dc voltage signal through rectification by a plurality of capacitors. A multistage rectifying circuit architecture including a plurality of first rectification units and second rectification units is provided, so as to reduce the body effect of transistors of a conventional rectifier and significantly stabilize the voltage output level, thereby allowing the rectifying circuit to generate a dc voltage level of designed value. | 10-29-2009 |
20100001981 | DOT-MATRIX DISPLAY DATA REFRESH VOLTAGE CHARGING CONTROL METHOD AND SYSTEM - A dot-matrix display data refresh voltage charging control method and system is proposed, which is designed for integration to a dot-matrix display device, such as TFT-LCD (Thin Film Transistor Liquid Crystal Display), for controlling a data-refresh process on the dot-matrix display device. The proposed method and system is characterized by the capability of performing data refresh by comparing for the differences between the currently-displayed pixel values and the new pixel values to be used for data refresh to thereby obtain a set of differential voltages for use to be applied to the pixels for data refresh. This feature allows the data-refresh process to use only a low level of differential voltage rather than the full-level of pixel data voltage for data refresh, thus allowing the data-refresh process to be completed in a reduced shorter time period to provide a fast scan speed. | 01-07-2010 |
20100001985 | DOT-MATRIX DISPLAY CHARGING CONTROL METHOD AND SYSTEM - A dot-matrix display charging control method and system is proposed, which is designed for integration to a dot-matrix display device, such as a TFT-LCD (Thin Film Transistor Liquid Crystal Display), for controlling a data-refresh process on the dot-matrix display device. The proposed method and system is characterized by the capability of concurrently selecting a number of consecutive pixel rows in the dot-matrix panel for charging all of the pixel rows with the same set of data voltages from a master data row that is intended to be applied to one of the selected pixel rows, and then fine-tuning every other pixel row with a set of differential voltages based on the value differences between the master data row and a slave data row that is intended to be applied to the other pixel row. This feature allows the operation of a dot-matrix display device to use a long charging time for data refresh under a fast scan speed. | 01-07-2010 |
20100004904 | DISPLAY DESIGNING SYSTEM AND METHOD FOR DESIGNING A DISPLAY - A display designing system and a method thereof. The display designing system includes a variety of operation modules and an integration module. After receiving initial parameters and selecting operation type parameters, the operation modules generate operation results and transfer the operation results to the integration module. The integration module integrates the operation results and generates a correspondence relation, such as an operation window, a compare-table and an equation. The integration module then transfers the operation results and the correspondence relation to the output module. The output module displays effect variations of a variety of designs corresponding to the initial parameters. Therefore, the method can provide a user with an easy way to obtain ideal design parameters for designing a display pixel circuit. | 01-07-2010 |
20100182182 | Pipeline Analog-To-Digital Converter - Disclosed is a designed and implemented 12-bit 70 Msps pipeline analog-to-digital converter. Two adjacent blocks operate at opposite clock phases to reduce the chip size and power consumption. Since the opposite clock phases are designed to be provided by external devices, the timing between these two clock phases must be accurate. Note that the architecture of pipeline ADC consists of four stages, divided into two groups, wherein two adjacent stages in each group share one 3-bit flash ADC, hence only two 3-bit flash ADCs are required in this scheme. Therefore, there are 6-bit signal produced from each 3-bit flash ADC within one clock phase which consists of two opposite clock phases. And within the same period, the total output of the pipeline analog-to-digital converter would be 12-bit. From the simulation results, when the sampling rate is 70 Msps, this converter consumes 155 mW (TBV) at a ±1.8 V supply. | 07-22-2010 |