Jamkar
Saket Jamkar, Santa Clara, CA US
Patent application number | Description | Published |
---|---|---|
20130191692 | INITIALIZATION OF GPU USING ROM-BASED INITIALIZATION UNIT AND PROGRAMMABLE MICROCONTROLLER - An approach is disclosed for performing initialization operations for a graphics processing unit (GPU). The approach includes detecting errors while performing one or more initialization operations. Further, the approach includes releasing a holdoff on a communication link that couples the GPU to a memory bridge and causing debug output to be displayed to a user that indicates the error. | 07-25-2013 |
Saket Arun Jamkar, Woburn, MA US
Patent application number | Description | Published |
---|---|---|
20110291748 | POWER CONSUMPTION REDUCTION SYSTEMS AND METHODS - Power management systems and methods that facilitate efficient and effective power conservation are presented. In one embodiment a power management method comprises: performing an initiation metric determination process, and adjusting operations of a logic component based on said threshold value. In one exemplary implementation, the initiation metric determination process includes monitoring activity of a logic component, and establishing a power conservation initiation threshold value. The initiation metric determination process can include performing a system architecture characteristic analysis in which a system architecture power-consumption break-even time (BE) is determined for the system. The initiation metric determination process can also include performing a system utilization analysis process is performed in which idle period durations detected during said monitoring are sorted into a variety of different length intervals and analyzed accordingly. Histograms of idle period durations can be collected. Adjusting operations can include entering a low power state. | 12-01-2011 |
Saket Arun Jamkar, Santa Clara, CA US
Patent application number | Description | Published |
---|---|---|
20120146706 | ENGINE LEVEL POWER GATING ARBITRATION TECHNIQUES - An integrated circuit, in accordance with embodiments of the present technology, includes a plurality of engines, a plurality of engine level power gating (ELPG) controllers, and a power gating arbiter for implementing engine level power gating arbitration techniques. The power gating arbiter may receive requests from one or more ELPG controllers to turn on their respective engines or portions therein. The power gating arbiter prioritizes the request and sends an acknowledgment to a given ELPG controller to turn on or off its corresponding engine according to the prioritized predetermined order. After receiving the acknowledgement, the given ELPG controller turns on or off its corresponding engine and returns an indication to the power gating arbiter that the corresponding engine is turned on or off. The process may be iteratively repeated for each received request after receiving the indication from the previously serviced ELPG controller that its corresponding engine is turned on or off. | 06-14-2012 |