Hyeng Ouk
Hyeng Ouk Lee, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20100283519 | CLOCK SIGNAL GENERATING CIRCUIT AND SEMICONDUCTOR MEMORY APPARATUS INCLUDING THE SAME - A clock signal generating circuit includes a main clock buffering unit and a sub clock buffering unit. The main clock buffering unit is capable of generating both a differential clock signal pair and a single clock signal. The main clock buffering unit selectively outputs either the differential clock signal pair or the single clock signal depending upon the frequency of an external clock signal. The sub clock buffering unit receives the output of the main clock buffering unit and generates first and second clock signals. The operation of the sub clock buffering unit depends upon whether the differential clock signal pair or the single clock signal is output by the main clock buffering unit. | 11-11-2010 |
20110211397 | PIPE LATCH CIRCUIT AND METHOD FOR OPERATING THE SAME - A pipe latch circuit includes a division unit configured to output a division signal, a multiplexing unit configured to multiplex a plurality of source signals according to periods determined by the division signal and generate a plurality of pipe input control signals, and a pipe latch unit configured to sequentially latch a plurality of data signals in response to the pipe input control signals, wherein the source signals are sequentially activated in response to an input/output (I/O) strobe signal. | 09-01-2011 |
Hyeng Ouk Lee, Icheon-Si KR
Patent application number | Description | Published |
---|---|---|
20140344654 | SEMICONDUCTOR SYSTEM - A semiconductor system including a semiconductor circuit configured to compare a first error detection code generated by performing an operation on read data to a second error detection code and determine a data transmission error, and a controller configured to provide the second error detection code, generated by performing an operation on expect data based on the read data, to the semiconductor circuit. | 11-20-2014 |
Hyeng Ouk Lee, Yongin-Si Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20150123826 | SERIALIZERS - Serializers are provided. The serializer includes a first drive control signal generator and a second drive control signal generator. The first drive control signal generator amplifies a first input data signal in response to a first clock signal and a second clock signal to generate a first pull-up drive control signal and a first pull-down drive control signal. The second drive control signal generator amplifies a second input data signal in response to the second clock signal and a third clock signal to generate a second pull-up drive control signal and a second pull-down drive control signal. | 05-07-2015 |
Hyeng Ouk Lee, Yongin-Si KR
Patent application number | Description | Published |
---|---|---|
20150213861 | SEMICONDUCTOR DEVICES - The semiconductor device includes a first data aligner, an input strobe signal generator and a second data aligner. The first data aligner aligns input data in synchronization with an internal strobe signal to generate alignment data. The input strobe signal generator generates first and second delay signals from the internal strobe signal. The input strobe signal generator also latches an input clock signal generated from an external clock signal after a write latency period from a period when a write operation commences, in response to the first and second delay signals to generate an input strobe signal. The second data aligner re-aligns the alignment data in synchronization with the input strobe signal to generate internal data. | 07-30-2015 |