Guojie
Guojie Hu, Shenzhen CN
Guojie Li, Beijing CN
Patent application number | Description | Published |
---|---|---|
20100268916 | RISC PROCESSOR AND ITS REGISTER FLAG BIT PROCESSING METHOD - The present invention discloses a RISC processor and a method of processing flag bits of a register in the RISC processor. Said RISC processor comprises a physical register stack, an operating component connected to the physical register stack and an decoder connected to the operating component; the physical register stack comprises an emulation flag register for emulating to realize flag bits of a flag register in a CISC processor; the operating component comprises a flag read-write module for reading and writing the values of the flag bits of the emulation flag register. The operating component further comprises an operating controller for performing an operation control according to the values of the flag bits of the emulation flag register when the RISC processor is in the working mode of X86 virtual machine during an operation process. | 10-21-2010 |
20110035745 | RISC PROCESSOR APPARATUS AND METHOD FOR SUPPORTING X86 VIRTUAL MACHINE - A RISC processor apparatus and method for supporting an X86 virtual machine. The RISC processor includes: an instruction module for storing a virtual machine instruction set that supports the X86 virtual machine; a decoder for, during the decoding of an instruction of the virtual machine instruction set, distinguishing the virtual machine instruction set mode of the instruction, decoding the instruction according to the distinguished virtual machine instruction set mode, and outputting the decoded instruction to a fixed-point operation component or a floating-point operation component according to the distinguished virtual machine instruction set mode; the fixed-point operation component for processing the fixed-point instruction of the virtual machine instruction set according to the output of the decoder and outputting the execution result; the floating-point operation component for processing the floating-point instruction of the virtual machine instruction set according to the output of the decoder and outputting the execution result. | 02-10-2011 |
Guojie Li, Shanghai CN
Patent application number | Description | Published |
---|---|---|
20150244174 | FEEDFORWARD VOLTAGE SERIES COMPENSATOR BASED ON COMPLEMENTARY USE OF WIND POWER AND PHOTOVOLTAIC POWER - A feedforward voltage series compensator based on complimentary use of wind, solar, and electric power comprising a controller, a rectifier unit, an H bridge inverter, a series transformer, a wind-power DC voltage sensor, a wind-power DC current sensor, an AC voltage transducer, a DC boost unit, a PV DC voltage sensor, a PV DC current sensor, and a grid-connected inverter. The compensator makes use of wind-electric and photovoltaic-electric complimentary interactions to solve the traditional energy issue for series compensator, and as the grid-connected inverter is feedforward, there is extra capacity for the series transformer and the series complimentary inverter unit, and hence it enjoys the feedforward and quick voltage complimentary characteristics of the wind and solar power generation. | 08-27-2015 |
Guojie Pan, Chengdu CN
Patent application number | Description | Published |
---|---|---|
20130216218 | METHOD AND DEVICE FOR COMPENSATING FOR TIME PATH - Embodiments of the present disclosure relate to a method and a device for compensating for a time path. In the embodiments of the present disclosure, on the basis of not changing implemented 1588 synchronization architecture, a compensation unit is added on a service board unit, the compensation unit calculates a compensation time value for asymmetrical reception and transmission of fiber links and transfers the compensation time value into the service board unit, and the service board unit implements automatic compensation according to a port status. The method and the device for compensating for a time path according to the embodiments of the present disclosure may implement automatic compensation for receiving and sending fiber links without manually testing the asymmetry of links node by node, so that the embodiments of the present disclosure can be widely applied in time synchronization networks. | 08-22-2013 |
Guojie Xu, Shaanxi CN
Patent application number | Description | Published |
---|---|---|
20150211626 | Transmission Operating Mechanism - A transmission operating mechanism includes an operating housing, wherein an inner shifting shaft is provided in the operating housing, and the operating housing is provided with, from left to right, a first position-limiting structure installation hole, a shifting block installation cavity, a second position-limiting structure installation hole and a balancing spring installation cavity; and a shifting block is installed in the shifting block installation cavity and is connected to the inner shifting shaft via a shifting block positioning pin. According to the present application, the spatial position of the operating housing is fully utilized to effectively arrange each functional component, and the requirement for modification is fully considered within the limited dimensional range, therefore, various operation modes may be achieved by simply providing several modified parts without changing the operating housing. | 07-30-2015 |