Fengguo
Fengguo Gao, Hefei City CN
Patent application number | Description | Published |
---|---|---|
20150276871 | INTEGRATED CIRCUIT AND METHOD FOR ESTABLISHING SCAN TEST ARCHITECTURE IN INTEGRATED CIRCUIT - An integrated circuit and method for establishing scan test architecture in the integrated circuit is provided. The integrated circuit includes a plurality of circuit modules. Each circuit module includes a clock control unit, a first pipeline unit, a serialized compressed scan circuit and a second pipeline unit. The clock control unit generates a scan clock according to a test clock. The first pipeline unit converts a test input signal into first data according to the scan clock. The serialized compressed scan circuit generates second data according to the first data and the test clock. The second pipeline unit converts the second data into a test output signal according to the scan clock. The scan clock of each of the circuit modules is independent from the scan clocks of the other circuit modules, thereby reducing the difficulty and cost of timing analysis and adjustment. | 10-01-2015 |
Fengguo Li, Beijing CN
Patent application number | Description | Published |
---|---|---|
20110056399 | ELECTRONIC DETONATOR CONTROL CHIP - An electronic detonator control chip ( | 03-10-2011 |
Fengguo Wang, Beijing CN
Patent application number | Description | Published |
---|---|---|
20120324711 | METHOD AND A DEVICE FOR TITLING - The present disclosure provides a method and a device for titling, which can achieve automatic correction when deviation occurs between a real titling position of a product to be titled and a preset titling position, so as to avoid an ID shift phenomenon, and thus ensure accuracy of titling positions and improve titling efficiency. The titling method provided in the present disclosure comprises: determining a real titling position of a product to be titled; comparing the real titling position with a preset titling position; and titling the product to be titled in accordance with the comparison result. | 12-27-2012 |
20150064927 | SURFACE PLANARIZATION METHOD OF THIN FILM AND PREPARING METHOD OF ARRAY SUBSTRATE - A surface planarization method of thin film and a preparing method of an array substrate relate to a display field, and can solve the technical problem that the conventional dry etching severely damages the surface flatness of other film layers below the one being etched, thereby improving the display properties of the LCD. The preparing method of the array substrate comprises patterning a non-metallic layer ( | 03-05-2015 |