Bergamaschi
Andrea Bergamaschi, Mumbai IN
Patent application number | Description | Published |
---|---|---|
20140044765 | STABLE FORMULATION - Disclosed is a composition comprising (a) a pesticidally effective amount of mineral oil; and (b) a suspension concentrate comprising particulate sulfur suspended in an aqueous medium and a method for using the same for the treatment of a locus. | 02-13-2014 |
Anna Bergamaschi, Baden CH
Patent application number | Description | Published |
---|---|---|
20140166861 | SINGLE PHOTON COUNTING DETECTOR SYSTEM HAVING IMPROVED COUNTER ARCHITECTURE - A single photon counting detector system has a layer of photosensitive material and an N×M array of photo-detector diodes. Each photo-detector diode has a bias potential interface and a diode output interface. The bias potential interface is connected to bias potential. An N×M array of high gain, low noise readout unit cells is provided, one readout unit cell for each photo-detector diode. Each readout unit cell has an input interface connected to the diode output interface, a high-gain voltage amplifier with an integration capacitor at least two parallel lines of digital counters, each having a comparator with an individually selectable threshold and a gateable section to determine the counting intervals of the digital counters. A multiplexer allows access to the readout cell unit either on a per pixel basis or for several pixels in parallel to read out the digital counter to a data processor transferring the data off chip. | 06-19-2014 |
Cristina Bergamaschi, Frederick, MD US
Patent application number | Description | Published |
---|---|---|
20120141413 | USE OF IL-15 PREPARATIONS TO TREAT LYMPHOPENIA - The present invention provides method for promoting the maturation and export of T cells from thymic tissue by contacting the thymic tissue with supraphysiological levels of interleukin (IL)-15. The present invention also provides methods for preventing, alleviating, reducing, and/or inhibiting lymphopenia or peripheral depletion of lymphocytes in a patient in need thereof by administering to the patient IL-15. | 06-07-2012 |
Ezequiel Mauro Bergamaschi, Ciudad De Buenos Aires AR
Patent application number | Description | Published |
---|---|---|
20140344781 | Markup Language Integration at Runtime - Methods and apparatus for marshalling markup language objects into programming language objects in a scripting language runtime environment. A markup language integration method may be implemented in scripting runtime environments that allows the use of simple and complex markup language structures in scripts. At runtime of a script, only classes for the schema structures that are referenced by the script are generated. Document Object Model (DOM) objects may be incrementally constructed according to the schema structures referenced by the script, and bytecode may be generated corresponding to the schema structures according to class metadata for the schema structures. The bytecode may be dynamically linked in the runtime environment. The classes defined by the schema act as wrappers for the DOM objects; when an object is updated by the script, a corresponding DOM object is also updated. Type checking may be applied to catch script errors during development. | 11-20-2014 |
Ezequiel Mauro Bergamaschi, Buenos Aires AR
Patent application number | Description | Published |
---|---|---|
20140215433 | CLASS ORIENTED FILE FORMAT FOR MODELING AND PERSISTING BPMN SCRIPTING CODE - A computer-implemented method can include generating Business Process Modeling Notation (BPMN) scripts for one or more BPMN processes, and storing each BPMN script in a class oriented format in a file that is separate from the corresponding BPMN process. | 07-31-2014 |
Flavio A Bergamaschi, Southampton GB
Patent application number | Description | Published |
---|---|---|
20090083379 | Enabling connections for use with a network - An apparatus for enabling connections for use with a network comprising at least one vertex, the apparatus comprising: a receiver, for receiving a first message associated with the first vertex, wherein the first message comprises an indication that the first vertex wishes to join the network; a generator, responsive to receipt of the first message, for generating a second message associated with the at least one vertex, wherein the second message comprising an indication that the at least one vertex is operable to connect to the first vertex; and a probabilistic component for determining a first time value associated with transmission of the second message to the first vertex in accordance with probabilistic data. | 03-26-2009 |
Flavio A. Bergamaschi, Hampshire GB
Patent application number | Description | Published |
---|---|---|
20100131918 | METHOD FOR GENERATING A UML OBJECT DIAGRAM OF AN OBJECT-ORIENTED APPLICATION - A method for generating a UML object diagram of an object-oriented application is provided. The method includes executing the object-oriented application. The method further includes obtaining a copy of a memory address space of the application while the object-oriented application is being executed. The method further includes generating an object relationship graph based on the copy of the memory address space. The method further includes generating the UML object diagram of the object-oriented application based on the object relationship graph. The method further includes storing the UML object diagram in a memory device. | 05-27-2010 |
Flavio Alvarenga Bergamaschi, Southampton GB
Patent application number | Description | Published |
---|---|---|
20090217245 | METHOD AND IMPLEMENTATION FOR CONSTRUCTING OF CORRECTED JAVA NATIVE CODE - Method and system for constructing corrected Java native code are provided. Native source code that interfaces or integrates with Java code is analyzed and validated before the source code is compiled. One or more checks are performed on the native source code to verify that the native source correctly interfaces with the Java code, and the verification results from said one or more checks are reported. The method and system for constructing corrected Java native code can be implemented as a plug-in to a program development environment, wherein a developer may invoke the method and system while developing said native source code. | 08-27-2009 |
Gianni Bergamaschi, Bologna IT
Patent application number | Description | Published |
---|---|---|
20140196857 | BRAKING MECHANISM FOR A ROLLER SHADE CONTROLLER, CONTROL MECHANISM COMPRISING SAME AND CONTROL HANDLE - A braking mechanism for a roller shade control system. The braking mechanism includes a stationary member and a rotating member rotatable relative to the stationary member. The rotating member is rotatable in a winding direction or an unwinding direction. The braking mechanism also includes a connecting assembly operatively connecting the stationary member and the rotating member. The connecting assembly frictionally engages the rotating member when the rotating member is rotated in the unwinding direction and is frictionally disengaged from the rotating member when the rotating member is rotated in the winding direction. A control mechanism includes such a braking mechanism and an operating handle for operating the control mechanism. | 07-17-2014 |
Giovanni Bergamaschi, Bologna IT
Patent application number | Description | Published |
---|---|---|
20140235387 | ACTIVE TENSIONING DEVICE - An active tensioning device for a looped cord of a window covering system. The active tensioning device comprises a body having a channel configured to receive a section of the looped cord therein. The channel has a first wall allowing the section of the looped cord to slide thereon and a second wall having at least one cord engaging member engageable with the section of the looped cord. The active tensioning device is pivotable about the looped cord between an inoperative configuration where the looped cord contacts the second wall of the channel and an operative configuration where the looped cord contacts the first wall of the channel. The active tensioning device is balanced to be urged towards the inoperative configuration by gravity. | 08-21-2014 |
Reinaldo A. Bergamaschi, Tarrytown, NY US
Patent application number | Description | Published |
---|---|---|
20090070719 | Logic Block Timing Estimation Using Conesize - A system for logic block timing analysis may include a controller, and storage in communication with the controller. The storage may provide delay-versus-conesize values of a logic block. The system may further include a fitting module to provide a delay-cone based upon the delay-versus-conesize values of the logic block. The system may also include a conesize parser that uses the delay-cone to provide delay values through the logic block. The conesize parser may be used to validate the design of the logic block by comparing the delay-cone with a desired cycle time. | 03-12-2009 |
20090070720 | System to Identify Timing Differences from Logic Block Changes and Associated Methods - A system to identify timing differences due to logic block changes, the system may include a controller, and storage in communication with the controller. The controller may provide delay values of a previous logic block and a current logic block. The system may also include a timing-modeler to compare the delay values of the previous logic block with the current logic block for timing analysis. The system may further include an interface that provides a report based upon the previous logic block and the current logic block comparison. | 03-12-2009 |
20100057404 | Optimal Performance and Power Management With Two Dependent Actuators - Techniques for processor chip power management and performance optimization are provided. In one aspect, a method for maximizing performance of a processor chip within a given power consumption budget is provided. The method comprises the following steps. A power consumption and performance of the processor chip at all possible voltage level and frequency combinations is predicted. The processor chip is adjusted to the voltage level and frequency combination that provides the highest performance while having a power consumption that does not exceed the power budget. After a time interval t | 03-04-2010 |
20100058084 | Self-Tuning Power Management Techniques - Power management techniques include a method for power management of a processor chip which comprises the following steps. An initial operating level is set for the processor chip. After a predetermined time interval, slack is calculated. If the slack is greater than zero, the initial operating level is increased to a next higher level, otherwise the initial operating level is maintained. After the predetermined time interval, the slack is re-calculated and further includes accumulated slack. If the re-calculated slack is greater than zero, the operating level is increased to the next higher level if the processor chip is being operated at the initial operating level, otherwise the operating level is returned to the initial operating level if the processor chip is being operated at the next higher operating level. The steps to re-calculate the slack and either increase the operating level to the next higher level or return the operating level to the initial operating level are repeated. | 03-04-2010 |