Aya
Elaine Kimberly Aya, Grandville, MI US
Patent application number | Description | Published |
---|---|---|
20090148569 | FAUX CAKE WITH EDIBLE PORTION - A simulated edible cake, comprising a base, a core having a predetermined shape attached to the base and a portion of the core including a notch for receiving at least one piece of edible cake. The core of the cake is covered with at least one layer of edible crust to provide the cake with a desired exterior design. The edible cake is shipped to the desired location in a specialized container having a receiver formed therein for fix the base and centering the cake within the container for shipment. | 06-11-2009 |
Satoshi Aya, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20130235290 | LIQUID CRYSTAL DISPLAY ELEMENT - Provided is a liquid crystal display element having an improved response speed by using a liquid crystal compound having a high K | 09-12-2013 |
Selcuk Aya, Redwood, CA US
Patent application number | Description | Published |
---|---|---|
20100122026 | SELECTIVELY READING DATA FROM CACHE AND PRIMARY STORAGE - Techniques are provided for using an intermediate cache to provide some of the items involved in a scan operation, while other items involved in the scan operation are provided from primary storage. Techniques are also provided for determining whether to service an I/O request for an item with a copy of the item that resides in the intermediate cache based on factors such as a) an identity of the user for whom the I/O request was submitted, b) an identity of a service that submitted the I/O request, c) an indication of a consumer group to which the I/O request maps, d) whether the I/O request is associated with an offloaded filter provided by the database server to the storage system, or e) whether the intermediate cache is overloaded. Techniques are also provided for determining whether to store items in an intermediate cache in response to the items being retrieved, based on logical characteristics associated with the requests that retrieve the items. | 05-13-2010 |
Selcuk Aya, Redwood City, CA US
Patent application number | Description | Published |
---|---|---|
20110066791 | CACHING DATA BETWEEN A DATABASE SERVER AND A STORAGE SYSTEM - Techniques are provided for using an intermediate cache between the shared cache of a database server and the non-volatile storage of a storage system. The intermediate cache may be local to the machine upon which the database server is executing, or may be implemented within the storage system. In one embodiment, the database system includes both a DB server-side intermediate cache, and a storage-side intermediate cache. The caching policies used to populate the intermediate cache are intelligent, taking into account factors that may include which database object an item belongs to, the item type of the item, a characteristic of the item; or the database operation in which the item is involved. | 03-17-2011 |
20130086330 | Write-Back Storage Cache Based On Fast Persistent Memory - A storage device uses non-volatile memory devices for caching. The storage device operates in a mode referred to herein as write-back mode. In write-back mode, a storage device responds to a request to write data by persistently writing the data to a cache in a non-volatile memory device and acknowledges to the requestor that the data is written persistently in the storage device. The acknowledgement is sent without necessarily having written the data that was requested to be written to primary storage. Instead, the data is written to primary storage later. | 04-04-2013 |
Selcuk Aya, San Carlos, CA US
Patent application number | Description | Published |
---|---|---|
20150089121 | Managing A Cache On Storage Devices Supporting Compression - Flash memory on a flash memory device is virtualized using compression that is native to the flash memory device. Through compression, the flash memory device is used to logically store more data in a virtual address space that is larger than the physical address space of the flash memory device. Physical storage capacity of a flash memory device may prevent further storage of data even when the virtual address space is not fully populated. Because compressibility may vary, the extent to which the virtual address space may be populated before physical storage capacity is reached varies. The approaches for virtual memory described herein rely on the memory device client to monitor when this point is reached. In addition, the memory device client is responsible for freeing space as needed to accommodate subsequent requests to store data in the flash memory. | 03-26-2015 |
20150089138 | Fast Data Initialization - A method and system for fast file initialization is provided. An initialization request to create or extend a file is received. The initialization request comprises or identifies file template metadata. A set of allocation units are allocated, the set of allocation units comprising at least one allocation unit for the file on a primary storage medium without initializing at least a portion of the file on the primary storage medium. The file template metadata is stored in a cache. The cache resides in at least one of volatile memory and persistent flash storage. A second request is received corresponding to a particular allocation unit of the set of allocation units. Particular file template metadata associated with the particular allocation unit is obtained. In response to the second request, at least a portion of a new allocation unit is generated. | 03-26-2015 |
Selcuk Aya, Muratapasa TR
Patent application number | Description | Published |
---|---|---|
20130212332 | SELECTIVELY READING DATA FROM CACHE AND PRIMARY STORAGE - Techniques are provided for using an intermediate cache to provide some of the items involved in a scan operation, while other items involved in the scan operation are provided from primary storage. Techniques are also provided for determining whether to service an I/O request for an item with a copy of the item that resides in the intermediate cache based on factors such as a) an identity of the user for whom the I/O request was submitted, b) an identity of a service that submitted the I/O request, c) an indication of a consumer group to which the I/O request maps, or d) whether the intermediate cache is overloaded. Techniques are also provided for determining whether to store items in an intermediate cache in response to the items being retrieved, based on logical characteristics associated with the requests that retrieve the items. | 08-15-2013 |
20150088805 | AUTOMATIC CACHING OF SCAN AND RANDOM ACCESS DATA IN COMPUTING SYSTEMS - Approaches, techniques, and mechanisms are disclosed for improved caching in database systems that deal with multiple data access patterns, such as in database systems that interface with both OLTP and Data Warehouse clients. A cache is deployed between a database server and a storage system that stores data units. Some of the data units accessed by the database server are buffered within the cache. The data units may be associated with data access patterns, such as a random data access pattern or a scan data access pattern, in accordance with which the database server is or appears to be accessing the data units. A processor selects when to cache data units accessed by the database server, based at least on the associated data access patterns. Recent access counts may also be stored for the data units, and may further be utilized to select when to cache data units. | 03-26-2015 |
Shinichi Aya, Ashigarakami-Gun JP
Patent application number | Description | Published |
---|---|---|
20140360904 | BUNDLED OBJECT, BUNDLING METHOD, AND BUNDLING APPARATUS - A bundled object is obtained in which a plurality of overlapped articles is sufficiently strongly bundled and it is also easy to release the bundling. A bundled object | 12-11-2014 |
Sohei Aya, Fussa-Shi JP
Patent application number | Description | Published |
---|---|---|
20100067186 | INFORMATION PROCESSING APPARATUS - According to one embodiment, the information processing apparatus includes a main housing, a display housing containing a display panel, a hinge section provided between an end part of the main housing and an end part of the display housing and rotatably coupling the display housing to the main housing, a first antenna section, and a second antenna section. The first antenna section is provided in the end part of the display housing and electrically connected to the display panel, and at least a part of the first antenna section is located below the display panel in a state where the display housing is in a raised position relative to the main housing. The second antenna section is provided in the main housing, and is configured to perform wireless communication with the first antenna section. | 03-18-2010 |
Sunao Aya, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20090250705 | SILICON CARBIDE SEMICONDUCTOR DEVICE COMPRISING SILICON CARBIDE LAYER AND METHOD OF MANUFACTURING THE SAME - A p base ohmic contact of a silicon carbide semiconductor device consists of a p++ layer formed by high-concentration ion implantation and a metal electrode. Since the high-concentration ion implantation performed at the room temperature significantly degrades the crystal of the p++ layer to cause a process failure, a method for implantation at high temperatures is used. In terms of switching loss and the like of devices, it is desirable that the resistivity of the p base ohmic contact should be lower. In well-known techniques, nothing is mentioned on a detailed relation among the ion implantation temperature, the ohmic contact resistivity and the process failure. Then, in the ion implantation step, the temperature of a silicon carbide wafer is maintained in a range from 175° C. to 300° C., more preferably in a range from 175° C. to 200° C. The resistivity of the p base ohmic contact using a p++ region formed by ion implantation at a temperature in a range from 175° C. to 300° C. becomes lower than that in a case where the p++ region is formed by ion implantation at a temperature over 300° C. Further, this can avoid any process failure. | 10-08-2009 |
20130288467 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE - A semiconductor device capable of suppressing generation of a high electric field and preventing a dielectric breakdown from occurring, and a method of manufacturing the same. The method of manufacturing a semiconductor device includes (a) preparing an n+ substrate to be a ground constituted by a silicon carbide semiconductor of a first conductivity type, (b) forming a recess structure surrounding an element region on the n+ substrate by using a resist pattern, and (c) forming a guard ring injection layer to be an impurity layer of a second conductivity type in a recess bottom surface and a recess side surface in the recess structure by impurity injection through the resist pattern, and a corner portion of the recess structure is covered with the impurity layer. | 10-31-2013 |
20140077232 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE - A semiconductor device capable of suppressing time variation of a threshold voltage and a method of manufacturing the same. A semiconductor device according to the present invention comprises a drift layer formed on a semiconductor substrate, first well regions formed in a surface layer of the drift layer, being apart from one another, a gate insulating film formed, extending on the drift layer and each of the first well regions, a gate electrode selectively formed on the gate insulating film, a source contact hole penetrating through the gate insulating film and reaching the inside of each of the first well regions, and a residual compressive stress layer formed on at least a side surface of the source contact hole, in which a compressive stress remains. | 03-20-2014 |
20140370445 | METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE - A method for manufacturing a semiconductor device includes a photolithography process having steps of a developing solution immersing process. The steps of the developing solution immersing process includes step (a) of dropping a developing solution on a silicon carbide semiconductor substrate and forming a developing solution film so as to have a film thickness of more than 6 μm and step (b) of reducing the film thickness of the developing solution film to 6 μm or less. | 12-18-2014 |
20140377709 | METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE - A method for manufacturing a semiconductor device of the present invention includes steps of (a) preparing a silicon carbide substrate including a photoresist film formed on a principal surface, (b) dropping a first developing solution onto the photoresist film, (c) rotating the silicon carbide substrate to drain the first developing solution dropped onto the photoresist film after a lapse of a first development time since the end of the step (b), (d) dropping a second developing solution onto the photoresist film after the step (c), and (e) rotating the silicon carbide substrate to drain the second developing solution dropped onto the photoresist film after a lapse of a second development time since the end of the step (d). | 12-25-2014 |
Takeshi Aya, Osaka JP
Patent application number | Description | Published |
---|---|---|
20100267847 | METHOD OF IMPROVING SWEETNESS QUALITIES OF STEVIA EXTRACT - The present invention provides a technique for improving the sweetness of | 10-21-2010 |
Tetsuya Aya, Yokkaichi-Shi JP
Patent application number | Description | Published |
---|---|---|
20090066219 | Electroluminescent device - The electroluminescent device successively comprises a cathode, an electroluminescent layer, a transparent electrode layer, an evanescent light-scattering layer comprising a matrix composed of a low-refractive material containing light-scattering particles, and a transparent sheet/plate. Such an electroluminescent device is decreased in total reflection not only at a boundary surface between a transparent substrate and an outside air layer but also at a boundary surface of the transparent electrode layer on its light extraction side, and therefore, is considerably improved in light extraction efficiency. In addition, in the electroluminescent device provided with a barrier layer, the transparent electrode layer and the electroluminescent layer can be well protected so that deterioration of electroluminescent pigments and occurrence of dark spots can be effectively prevented, resulting in enhanced life of the device. | 03-12-2009 |
20090066220 | Electroluminescent device - The electroluminescent device successively comprises a cathode, an electroluminescent layer, a transparent electrode layer, an evanescent light-scattering layer comprising a matrix composed of a low-refractive material containing light-scattering particles, and a transparent sheet/plate. Such an electroluminescent device is decreased in total reflection not only at a boundary surface between a transparent substrate and an outside air layer but also at a boundary surface of the transparent electrode layer on its light extraction side, and therefore, is considerably improved in light extraction efficiency. In addition, in the electroluminescent device provided with a barrier layer, the transparent electrode layer and the electroluminescent layer can be well protected so that deterioration of electroluminescent pigments and occurrence of dark spots can be effectively prevented, resulting in enhanced-life of the device. | 03-12-2009 |
Tetsuya Aya, Ibaraki JP
Patent application number | Description | Published |
---|---|---|
20130206214 | SOLAR BATTERY COVER FILM FOR AND SOLAR BATTERY MODULE MANUFACTURED USING SAME - Provided is a cover film for solar cells, with which solar cell modules are easy to produce, which comprises an encapsulant resin layer excellent in softness, transparency and heat resistance, and a weather-resistant layer excellent in weather resistance, moisture proofness, transparency and heat resistance and having high adhesiveness to the encapsulant resin layer, and is therefore excellent in handleability, and which is effective for reducing the weight of solar cell modules and for enhancing the impact resistance and the durability thereof; and also provided is a solar cell module produced by the use of the cover film for solar cells. Disclosed is production of a cover film for solar cells by laminating weather-resistant layer or a surface protective layer, and an encapsulant resin layer comprising a resin composition that contains an ethylene-a-olefin random copolymer and an ethylene-α-olefin block copolymer both having specific thermal properties. | 08-15-2013 |
20140000699 | LAMINATED MOISTURE PROOF FILM | 01-02-2014 |
Tetsuya Aya, Ushiku-Shi JP
Patent application number | Description | Published |
---|---|---|
20140124017 | SURFACE PROTECTIVE MATERIAL FOR SOLAR CELL, AND SOLAR CELL MODULE PRODUCED USING SAME - An excellent surface protective material having moisture proofness that is not deteriorated for a prolonged period of time is provided for a highly moisture proof surface protective material for a solar cell, containing a moisture proof film that comprises a substrate having on one surface thereof an inorganic thin film layer and has a water vapor permeability of less than 0.1 g/m | 05-08-2014 |
20140360581 | PROTECTIVE MATERIAL FOR SOLAR CELLS - The present invention achieves a solar cell protective material containing a moisture-resistant film with a moisture vapor permeability of less than 0.1 g/m | 12-11-2014 |
20140373914 | PROTECTIVE SHEET - The present invention can provide a protective sheet, a protective sheet preventing curl generation in a laminated article formed by using the same and having excellent appearance, and a solar cell module formed by using this protective sheet. A protective sheet includes a weather-resistant film A, an adhesive layer 1, a film B, an adhesive layer 2, a film C in the stated order, the film C having a thickness of 60 μm or more, in which the width W | 12-25-2014 |
Toshihiro Aya, Reseda, CA US
Tsutomu Aya, Toyko JP
Patent application number | Description | Published |
---|---|---|
20150214135 | Semiconductor Device Including Conductive Layer with Conductive Plug - Some embodiments include a semiconductor device which includes a first conductive layer formed on the semiconductor substrate and a first contact plug connected to the first conductive layer. The first conductive layer includes a plurality of loops of conductive material over the semiconductor substrate. Each of the plurality of loops comprises a first opening and a second opening, a first portion and a second portion sandwiching the first opening, a third portion and a fourth portion sandwiching the second opening, a first tab portion connected to the first portion and the third portion and having a first length in a first direction and a first width in a second direction perpendicular to the first direction, and a second tab portion connected to the second portion and the fourth portion and having a second length in the first direction and a second width in the second direction. | 07-30-2015 |
Yoichiro Aya, Aichi JP
Patent application number | Description | Published |
---|---|---|
20110168259 | THIN FILM SOLAR CELL AND MANUFACTURING METHOD THEREOF - A thin film solar cell is employed having a power generation layer formed with a microcrystalline silicon film including, in its plane, a first region and a second region in which a percentage of crystallization is lower than the first region and a carrier lifetime is higher than the first region. | 07-14-2011 |
Youichirou Aya, Kobe City JP
Patent application number | Description | Published |
---|---|---|
20090239383 | MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE - Provided is a semiconductor device manufacturing method by which plasma processing can be performed uniformly on a substrate. A plasma processing apparatus according to one embodiment of the present invention includes an auxiliary electrode provided annularly along a periphery of the lower electrode on a lateral side of the lower electrode. When plasma processing is performed on a substrate S, a potential of the lower electrode is set lower than the potential of the upper electrode while a potential of the auxiliary electrode is set lower than a potential of the upper electrode. | 09-24-2009 |
Youichirou Aya, Osaka JP
Patent application number | Description | Published |
---|---|---|
20110039414 | PLASMA PROCESSING METHOD AND PLASMA PROCESSING APPARATUS - An upper electrode | 02-17-2011 |