SRC Computers, LLC Patent applications |
Patent application number | Title | Published |
20150364182 | SYSTEM AND METHOD FOR RETAINING DRAM DATA WHEN REPROGRAMMING RECONFIGURABLE DEVICES WITH DRAM MEMORY CONTROLLERS INCORPORATING A DATA MAINTENANCE BLOCK COLOCATED WITH A MEMORY MODULE OR SUBSYSTEM - A system and method for retaining dynamic random access memory (DRAM) data when reprogramming reconfigurable devices with DRAM memory controllers such as field programmable gate arrays (FPGAs). The DRAM memory controller is utilized in concert with a data maintenance block collocated with the DRAM memory and coupled to an I2C interface of the reconfigurable device, wherein the FPGA drives the majority of the DRAM input/output (I/O) and the data maintenance block drives the self-refresh command inputs. Even though the FPGA reconfigures and the majority of the DRAM inputs are tri-stated, the data maintenance block provides stable input levels on the self-refresh command inputs. | 12-17-2015 |
20150342097 | SYSTEM AND METHOD FOR THERMALLY COUPLING MEMORY DEVICES TO A MEMORY CONTROLLER IN A COMPUTER MEMORY BOARD - A system and method for thermally coupling memory devices, such as DIMM memory modules, to an associated memory controller such that both are cooled together at the same relative temperature. By maintaining all of the devices at a much more uniform temperature, memory timing issues are effectively eliminated. In accordance with an exemplary embodiment, the controller chip is physically located between two or more banks of memory, and is positioned under an adjoining heat sink while the memory DIMMs are positioned laterally of the controller chip in angled DIMM slots and are coupled to the controller chip with respective heat spreaders. | 11-26-2015 |
20140359199 | MULTI-PROCESSOR COMPUTER ARCHITECTURE INCORPORATING DISTRIBUTED MULTI-PORTED COMMON MEMORY MODULES - A multi-processor computer architecture incorporating distributed multi-ported common memory modules wherein each of the memory modules comprises a control block functioning as a cross-bar router in conjunction with one or more associated memory banks or other data storage devices. Each memory module has multiple I/O ports and the ability to relay requests to other memory modules if the desired memory location is not found on the first module. A computer system in accordance with the invention may comprise memory module cards along with processor cards interconnected using a baseboard or backplane having a toroidal interconnect architecture between the cards. | 12-04-2014 |
20140196007 | SYSTEM AND METHOD FOR COMPUTATIONAL UNIFICATION OF HETEROGENEOUS IMPLICIT AND EXPLICIT PROCESSING ELEMENTS - A system and method for computational unification of heterogeneous implicit and explicit processing elements which supports the aggregation of any number of such processing elements. The system and method of the present invention supports the generation of a unified executable program through the use of directive statements which are analyzed in conjunction with the semantic structures in the parsed source code to generate appropriate source code targeted to the implicit and explicit processing elements. The computational unification system and method of the present invention further embodies expertise with the particular programming style and idiom of the various processing elements. | 07-10-2014 |
20130157639 | MOBILE ELECTRONIC DEVICES UTILIZING RECONFIGURABLE PROCESSING TECHNIQUES TO ENABLE HIGHER SPEED APPLICATIONS WITH LOWERED POWER CONSUMPTION - Disclosed herein are mobile electronic devices utilizing reconfigurable processing techniques to enable higher speed applications with lowered power consumption for, inter alia, increased device battery life. The techniques disclosed herein enable greatly enhanced compression/decompression as well as encryption and decryption functionality to be provided in addition to overall greater processing capability particularly in those applications wherein minimization of power consumption is desired. Package-on-package and other assembly techniques may be used to provide the reconfigurable processor in a small footprint package. | 06-20-2013 |